Performance Pathologies in Hardware Transactional Memory

被引:0
|
作者
Bobba, Jayaram [1 ]
Moore, Kevin E. [1 ]
Volos, Haris [1 ]
Yen, Luke [1 ]
Hill, Mark D. [1 ]
Swift, Michael M. [1 ]
Wood, David A. [1 ]
机构
[1] Univ Wisconsin, Dept Comp Sci, Madison, WI 53706 USA
来源
ISCA'07: 34TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, CONFERENCE PROCEEDINGS | 2007年
关键词
Transactional memory; hardware; performance; pathology; contention management;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Hardware Transactional Memory (HTM) systems reflect choices from three key design dimensions: conflict detection, version management, and conflict resolution. Previously proposed HTMs represent three points in this design space: lazy conflict detection, lazy version management, committer wins (LL); eager conflict detection, lazy version management, requester wins (EL); and eager conflict detection, eager version management, and requester stalls with conservative deadlock avoidance (EE). To isolate the effects of these high-level design decisions, we develop a common framework that abstracts away differences in cache write policies, interconnects, and ISA to compare these three design points. Not surprisingly, the relative performance of these systems depends on the workload. Under light transactional loads they perform similarly, but under heavy loads they differ by up to 80%. None of the systems performs best on all of our benchmarks. We identify seven performance pathologies-interactions between workload and system that degrade performance-as the root cause of many performance differences: FRIENDLYFIRE, STARVINGWRITER, SERIALIZEDCOMMIT, FUTILESTALL, STARVINGELDER, RESTARTCONVOY, and DUELINGUPGRADES. We discuss when and on which systems these pathologies can occur and show that they actually manifest within TM workloads. The insight provided by these pathologies motivated four enhanced systems that often significantly reduce transactional memory overhead. Importantly, by avoiding transaction pathologies, each enhanced system performs well across our suite of benchmarks.
引用
收藏
页码:81 / 91
页数:11
相关论文
共 50 条
  • [31] Exploring Garbage Collection with Haswell Hardware Transactional Memory
    Ritson, Carl G.
    Ugawa, Tomoharu
    Jones, Richard E.
    ACM SIGPLAN NOTICES, 2014, 49 (11) : 105 - 115
  • [32] A Comprehensive Scheme for Contention Management in Hardware Transactional Memory
    Wang, Xiaoqun
    Ji, Zhenzhou
    Fu, Chen
    Hu, Mingzeng
    INFORMATION AND AUTOMATION, 2011, 86 : 397 - 403
  • [33] KILO TM: HARDWARE TRANSACTIONAL MEMORY FOR GPU ARCHITECTURES
    Fung, Wilson W. L.
    Singh, Inderpreet
    Brownsword, Andrew
    Aamodt, Tor M.
    IEEE MICRO, 2012, 32 (03) : 7 - 16
  • [34] Hardware Transactional Memory with Software-Defined Conflicts
    Titos-Gil, Ruben
    Acacio, Manuel E.
    Garcia, Jose M.
    Harris, Tim
    Cristal, Adrian
    Unsal, Osman
    Hur, Ibrahim
    Valero, Mateo
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2012, 8 (04)
  • [35] Accelerating GPU Hardware Transactional Memory with Snapshot Isolation
    Chen, Sui
    Peng, Lu
    Irving, Samuel
    44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), 2017, : 282 - 294
  • [36] Evaluation of a Hardware Transactional Memory Model in an NoC-based Embedded MPSoC
    Kunz, Leonardo
    Girao, Gustavo
    Wagner, Flavio R.
    SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2010, : 85 - 90
  • [37] Eager Beats Lazy: Improving Store Management in Eager Hardware Transactional Memory
    Titos-Gil, Ruben
    Negi, Anurag
    Acacio, Manuel E.
    Garcia, Jose M.
    Stenstrom, Per
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2013, 24 (11) : 2192 - 2201
  • [38] Concurrent Irrevocability in Best-Effort Hardware Transactional Memory
    Titos-Gil, Ruben
    Fernandez-Pascual, Ricardo
    Ros, Alberto
    Acacio, Manuel E.
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2020, 31 (06) : 1301 - 1315
  • [39] Efficient Eager Management of Conflicts for Scalable Hardware Transactional Memory
    Titos-Gil, Ruben
    Acacio, Manuel E.
    Garcia, Jose M.
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2013, 24 (01) : 59 - 71
  • [40] Stretching the capacity of Hardware Transactional Memory in IBM POWER architectures
    Filipe, Ricardo
    Issa, Shady
    Romano, Paolo
    Barreto, Joao
    PROCEEDINGS OF THE 24TH SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING (PPOPP '19), 2019, : 107 - 119