Performance Pathologies in Hardware Transactional Memory

被引:0
|
作者
Bobba, Jayaram [1 ]
Moore, Kevin E. [1 ]
Volos, Haris [1 ]
Yen, Luke [1 ]
Hill, Mark D. [1 ]
Swift, Michael M. [1 ]
Wood, David A. [1 ]
机构
[1] Univ Wisconsin, Dept Comp Sci, Madison, WI 53706 USA
关键词
Transactional memory; hardware; performance; pathology; contention management;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Hardware Transactional Memory (HTM) systems reflect choices from three key design dimensions: conflict detection, version management, and conflict resolution. Previously proposed HTMs represent three points in this design space: lazy conflict detection, lazy version management, committer wins (LL); eager conflict detection, lazy version management, requester wins (EL); and eager conflict detection, eager version management, and requester stalls with conservative deadlock avoidance (EE). To isolate the effects of these high-level design decisions, we develop a common framework that abstracts away differences in cache write policies, interconnects, and ISA to compare these three design points. Not surprisingly, the relative performance of these systems depends on the workload. Under light transactional loads they perform similarly, but under heavy loads they differ by up to 80%. None of the systems performs best on all of our benchmarks. We identify seven performance pathologies-interactions between workload and system that degrade performance-as the root cause of many performance differences: FRIENDLYFIRE, STARVINGWRITER, SERIALIZEDCOMMIT, FUTILESTALL, STARVINGELDER, RESTARTCONVOY, and DUELINGUPGRADES. We discuss when and on which systems these pathologies can occur and show that they actually manifest within TM workloads. The insight provided by these pathologies motivated four enhanced systems that often significantly reduce transactional memory overhead. Importantly, by avoiding transaction pathologies, each enhanced system performs well across our suite of benchmarks.
引用
收藏
页码:81 / 91
页数:11
相关论文
共 50 条
  • [31] Consolidated Conflict Detection for Hardware Transactional Memory
    Zhao, Lihang
    Draper, Jeffrey
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'14), 2014, : 201 - 212
  • [32] Scalable and Reliable Communication for Hardware Transactional Memory
    Pugsley, Seth H.
    Awasthi, Manu
    Madan, Niti
    Muralimanohar, Naveen
    Balasubramonian, Rajeev
    PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, : 144 - 154
  • [33] Brief Announcement: Hardware Transactional Persistent Memory
    Giles, Ellis
    Doshi, Kshitij
    Varman, Peter
    SPAA'18: PROCEEDINGS OF THE 30TH ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2018, : 227 - 230
  • [34] Hardware Transactional Memory System for Parallel Programming
    Wang Huayong
    Hou Rui
    Wang Kun
    2008 13TH ASIA-PACIFIC COMPUTER SYSTEMS ARCHITECTURE CONFERENCE, 2008, : 21 - 27
  • [35] Supporting transaction nesting in hardware transactional memory
    Liu, Yi
    Wu, Ming-Yu
    Wang, Yong-Hui
    Qian, De-Pei
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2014, 42 (01): : 130 - 136
  • [36] Virtues and Limitations of Commodity Hardware Transactional Memory
    Diegues, Nuno
    Romano, Paolo
    Rodrigues, Luis
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'14), 2014, : 3 - 14
  • [37] Transactional memory: The hardware-software interface
    McDonald, Austen
    Carlstrom, Brian D.
    Chung, JaeWoong
    Minh, Chi Cao
    Chafi, Hassan
    Kozyrakis, Christos
    Olukotun, Kunle
    IEEE MICRO, 2007, 27 (01) : 67 - 76
  • [38] Migration in Hardware Transactional Memory on Asymmetric Multiprocessor
    Sustran, Zivojin
    Protic, Jelica
    IEEE ACCESS, 2021, 9 (09): : 69346 - 69364
  • [39] Seer: Probabilistic Scheduling for Hardware Transactional Memory
    Diegues, Nuno
    Romano, Paolo
    Garbatov, Stoyan
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 2017, 35 (03):
  • [40] Seer: Probabilistic Scheduling for Hardware Transactional Memory
    Diegues, Nuno
    Romano, Paolo
    Garbatov, Stoyan
    SPAA'15: PROCEEDINGS OF THE 27TH ACM SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, 2015, : 224 - 233