Performance Pathologies in Hardware Transactional Memory

被引:0
|
作者
Bobba, Jayaram [1 ]
Moore, Kevin E. [1 ]
Volos, Haris [1 ]
Yen, Luke [1 ]
Hill, Mark D. [1 ]
Swift, Michael M. [1 ]
Wood, David A. [1 ]
机构
[1] Univ Wisconsin, Dept Comp Sci, Madison, WI 53706 USA
关键词
Transactional memory; hardware; performance; pathology; contention management;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Hardware Transactional Memory (HTM) systems reflect choices from three key design dimensions: conflict detection, version management, and conflict resolution. Previously proposed HTMs represent three points in this design space: lazy conflict detection, lazy version management, committer wins (LL); eager conflict detection, lazy version management, requester wins (EL); and eager conflict detection, eager version management, and requester stalls with conservative deadlock avoidance (EE). To isolate the effects of these high-level design decisions, we develop a common framework that abstracts away differences in cache write policies, interconnects, and ISA to compare these three design points. Not surprisingly, the relative performance of these systems depends on the workload. Under light transactional loads they perform similarly, but under heavy loads they differ by up to 80%. None of the systems performs best on all of our benchmarks. We identify seven performance pathologies-interactions between workload and system that degrade performance-as the root cause of many performance differences: FRIENDLYFIRE, STARVINGWRITER, SERIALIZEDCOMMIT, FUTILESTALL, STARVINGELDER, RESTARTCONVOY, and DUELINGUPGRADES. We discuss when and on which systems these pathologies can occur and show that they actually manifest within TM workloads. The insight provided by these pathologies motivated four enhanced systems that often significantly reduce transactional memory overhead. Importantly, by avoiding transaction pathologies, each enhanced system performs well across our suite of benchmarks.
引用
收藏
页码:81 / 91
页数:11
相关论文
共 50 条
  • [21] On The Power of Hardware Transactional Memory to Simplify Memory Management
    Dragojevic, Aleksandar
    Herlihy, Maurice
    Lev, Yossi
    Moir, Mark
    PODC 11: PROCEEDINGS OF THE 2011 ACM SYMPOSIUM PRINCIPLES OF DISTRIBUTED COMPUTING, 2011, : 99 - 108
  • [22] Removal of Conflicts in Hardware Transactional Memory Systems
    M. M. Waliullah
    Per Stenstrom
    International Journal of Parallel Programming, 2014, 42 : 198 - 218
  • [23] Adaptive Snoop Granularity and Transactional Snoop Filtering in Hardware Transactional Memory
    Atoofian, Ehsan
    CANADIAN JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING-REVUE CANADIENNE DE GENIE ELECTRIQUE ET INFORMATIQUE, 2014, 37 (02): : 76 - 85
  • [24] Conflict Graph Based Hardware Transactional Memory
    Zeng, Kun
    PROCEEDINGS OF 2010 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND INFORMATION TECHNOLOGY (ICCSIT 2010), VOL 5, 2010, : 496 - 501
  • [25] Core Reliability: Leveraging Hardware Transactional Memory
    Do, Sang Wook Stephen
    Dubois, Michel
    IEEE COMPUTER ARCHITECTURE LETTERS, 2018, 17 (02) : 105 - 108
  • [26] Hardware Transactional Memory with Delayed-Committing
    Ichii, Sekai
    Tashiro, Saki
    Nunome, Atsushi
    Hirata, Hiroaki
    Shibayama, Kiyoshi
    3RD INTERNATIONAL CONFERENCE ON APPLIED COMPUTING AND INFORMATION TECHNOLOGY (ACIT 2015) 2ND INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND INTELLIGENCE (CSI 2015), 2015, : 154 - 161
  • [27] Exploiting object structure in hardware transactional memory
    Khan, Behram
    Horsnell, Matthew
    Rogers, Ian
    Lujan, Mikel
    Dinn, Andrew
    Watson, Ian
    COMPUTER SYSTEMS SCIENCE AND ENGINEERING, 2009, 24 (05): : 303 - 315
  • [28] Efficient Transaction Nesting in Hardware Transactional Memory
    Liu, Yi
    Su, Yangming
    Zhang, Cui
    Wu, Mingyu
    Zhang, Xin
    Li, He
    Qian, Depei
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2010, PROCEEDINGS, 2010, 5974 : 138 - +
  • [29] Improving Utilization of Hardware Signatures in Transactional Memory
    Choi, Woojin
    Draper, Jeffrey
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2013, 24 (11) : 2230 - 2239
  • [30] Hardware Acceleration of Transactional Memory on Commodity Systems
    Casper, Jared
    Oguntebi, Tayo
    Hong, Sungpack
    Bronson, Nathan G.
    Kozyrakis, Christos
    Olukotun, Kunle
    ACM SIGPLAN NOTICES, 2011, 46 (03) : 27 - 38