Novel three-phase asymmetrical cascaded multilevel voltage source inverter

被引:78
作者
Belkamel, Hamza [1 ]
Mekhilef, Saad [1 ]
Masaoud, Ammar [1 ]
Naeim, Mohsen Abdel [2 ]
机构
[1] Univ Malaya, Dept Elect Engn, Fac Engn, Kuala Lumpur 50603, Malaysia
[2] Assiut Univ, Dept Mech Engn, Fac Engn, Assiut 71516, Egypt
关键词
DC-DC CONVERTER; VECTOR CONTROL; PERFORMANCE; TOPOLOGIES;
D O I
10.1049/iet-pel.2012.0508
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Series connection of power cells in asymmetrical cascaded configurations helps to cancel redundant output levels and maximise the number of different levels generated by the inverter. A new configuration of three-phase multilevel asymmetrical cascaded voltage source inverter is presented. This structure consists of series-connected sub-multilevel inverters blocks. The number of utilised switches, insulated gate driver circuits, voltage standing on switches, installation area and cost are considerably reduced. Cascaded-cell DC voltages in each inverter leg form an arithmetic sequence with common difference of E. With the selected inverter DC sources, high-frequency pulse-width modulation (PWM) control methods can be effectively applied without loss of modularity. Low-frequency and sinusoidal PWM techniques were successfully applied. Hence, high flexibility in the modulation of the proposed inverter is demonstrated. The prototype of the suggested inverter was manufactured and the obtained simulation and hardware results ensured the feasibility of the configuration, and the compatibility of both modulation techniques was accurately noted. Lastly, the semiconductor losses in the converter were calculated using simulation models. Based on the analysis of the total power losses, the proposed inverter provided high efficiency at different operating conditions.
引用
收藏
页码:1696 / 1706
页数:11
相关论文
共 37 条
[1]  
Abdul Kadir M. N., 2007, 2007 7th Internatonal Conference on Power Electronics (ICPE), P1196, DOI 10.1109/ICPE.2007.4692567
[2]  
[Anonymous], 2012, P 13 IEEE WORKSH CON
[3]   Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology [J].
Babaei, E. ;
Hosseini, S. H. ;
Gharehpetian, G. B. ;
Haque, M. Tarafdar ;
Sabahi, M. .
ELECTRIC POWER SYSTEMS RESEARCH, 2007, 77 (08) :1073-1085
[4]   Symmetric and asymmetric multilevel inverter topologies with reduced switching devices [J].
Babaei, Ebrahim ;
Kangarlu, Mohammad Farhadi ;
Mazgar, Farshid Najaty .
ELECTRIC POWER SYSTEMS RESEARCH, 2012, 86 :122-130
[5]   New cascaded multilevel inverter topology with minimum number of switches [J].
Babaei, Ebrahim ;
Hosseini, Seyed Hossein .
ENERGY CONVERSION AND MANAGEMENT, 2009, 50 (11) :2761-2767
[6]   Performance evaluation of a multicell topology implemented with single-phase nonregenerative cells under unbalanced supply voltages [J].
Baier, Carlos R. ;
Guzman, Johan I. ;
Espinoza, Jose R. ;
Perez, Marcelo A. ;
Rodriguez, Jose R. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2007, 54 (06) :2969-2978
[7]   Review of multilevel voltage source inverter topologies and control schemes [J].
Colak, Ilhami ;
Kabalci, Ersan ;
Bayindir, Ramazan .
ENERGY CONVERSION AND MANAGEMENT, 2011, 52 (02) :1114-1128
[8]   Static Var Compensator and Active Power Filter With Power Injection Capability, Using 27-Level Inverters and Photovoltaic Cells [J].
Flores, Patricio ;
Dixon, Juan ;
Ortukar, Micah ;
Carmi, Rodrigo ;
Barriuso, Pablo ;
Moran, Luis .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2009, 56 (01) :130-138
[9]   Five-level cascade asymmetric multilevel converter [J].
Gonzalez, S. A. ;
Valla, M. I. ;
Christiansen, C. F. .
IET POWER ELECTRONICS, 2010, 3 (01) :120-128
[10]  
HOLTZ J, 1992, IEEE POWER ELECTRON, P11, DOI 10.1109/PESC.1992.254685