Countermeasures for timing-based side-channel attacks against shared, modern computing hardware

被引:1
作者
Montasari, Reza [1 ]
Hill, Richard [1 ]
Hosseinian-Far, Amin [2 ]
Montaseri, Farshad [3 ]
机构
[1] Univ Huddersfield, Dept Comp Sci, Huddersfield HD1 3DH, W Yorkshire, England
[2] Univ Northampton, Dept Business Syst & Operat, Pk Campus,Boughton Green Rd, Northampton NN2 7AL, England
[3] Islamic Azad Univ Khark, Sci & Res Branch, Khark Isl, Bushehr Provinc, Iran
关键词
side channels; timing attacks; hardware attacks; channel attacks; digital investigations; countermeasures; CACHE ATTACKS; SECURITY; LEAKAGE; CLOUD;
D O I
10.1504/IJESDF.2019.100480
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
There are several vulnerabilities in computing systems hardware that can be exploited by attackers to carry out devastating microarchitectural timing-based side-channel attacks against these systems and as a result compromise the security of the users of such systems. By exploiting microarchitectural resources, adversaries can potentially launch different variants of timing attacks, for instance, to leak sensitive information through timing. In view of these security threats against computing hardware, in a recent study, titled 'Are timing-based side-channel attacks feasible in shared, modern computing hardware?', currently undergoing the review process, we presented and analysed several such attacks. This extended study proceeds to build upon our recent study in question. To this end, we analyse the existing countermeasures against timing attacks and propose new strategies in dealing with such attacks.
引用
收藏
页码:294 / 320
页数:27
相关论文
共 141 条
[1]  
Aciicmez O., 2009, Cryptographic Engineering, P475, DOI [10.1007/978-0-387-71817-0_18, 10.1007/978-0-387-71817, DOI 10.1007/978-0-387-71817]
[2]  
Aciiçmez O, 2007, CSAW'07: PROCEEDINGS OF THE 2007 ACM COMPUTER SECURITY ARCHITECTURE WORKSHOP, P11
[3]  
Aciiçmez O, 2007, LECT NOTES COMPUT SC, V4377, P225
[4]  
Aciiçmez O, 2010, LECT NOTES COMPUT SC, V6225, P110, DOI 10.1007/978-3-642-15031-9_8
[5]  
Aciiçqmez O, 2008, LECT NOTES COMPUT SC, V4964, P256, DOI 10.1007/978-3-540-79263-5_16
[6]   Countermeasures against branch target buffer attacks [J].
Agosta, Giovanni ;
Breveglieri, Luca ;
Pelosi, Gerardo ;
Koren, Israel .
WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY, PROCEEDINGS, 2007, :75-+
[7]   Lucky Thirteen: Breaking the TLS and DTLS Record Protocols [J].
AlFardan, Nadhem J. ;
Paterson, Kenneth G. .
2013 IEEE SYMPOSIUM ON SECURITY AND PRIVACY (SP), 2013, :526-540
[8]  
An HY, 2016, IEEE C ELECTR PERFOR, P87, DOI 10.1109/EPEPS.2016.7835424
[9]   On Subnormal Floating Point and Abnormal Timing [J].
Andrysco, Marc ;
Kohlbrenner, David ;
Mowery, Keaton ;
Jhala, Ranjit ;
Lerner, Sorin ;
Shacham, Hovav .
2015 IEEE SYMPOSIUM ON SECURITY AND PRIVACY SP 2015, 2015, :623-639
[10]  
[Anonymous], EVOLUTION CPU TOO MU