Design and performance analysis of a CNFET-based TCAM cell with dual-chirality selection

被引:21
|
作者
Sethi, Divya [1 ]
Kaur, Manjit [1 ]
Singh, Gurmohan [2 ]
机构
[1] C DAC, ACS Div, Mohali 160071, India
[2] C DAC, DEC Div, Mohali 160071, India
关键词
CMOS; CNT; CNFET; Binary CAM; Ternary CAM; SNM; Chiral vector; Threshold voltage; FIELD-EFFECT TRANSISTORS; COMPACT SPICE MODEL; INCLUDING NONIDEALITIES; CARBON NANOTUBES; ARCHITECTURES; CIRCUITS;
D O I
10.1007/s10825-017-0952-4
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The carbon nanotube field-effect transistor (CNFET) is emerging as one of the most promising alternatives to complementary metal-oxide-semiconductor (CMOS) transistors due to its one-dimensional (1-D) band structure, low off-current capability, near-ballistic transport operation, high stability, and low power consumption. This paper presents the design of a CNFET-based ternary content-addressable memory (TCAM) cell and rigorously analyzes its performance in terms of power-delay product (PDP) and static noise margin (SNM). The effect of variations of the chiral vector on the performance of the TCAM cell is also comprehensively investigated. While selecting the chirality, SNM, PDP, and search time are considered as figures of merit. In this TCAM cell design, we apply the same chirality for all CNFETs of the same type. Extensive IISPICE simulations have been performed for computation of performance parameters using the Stanford University CNFET model. Comparison of CNFET- and CMOS-based TCAM cells has been carried out at the 16-nm technology node. The results show that the CNFET-based TCAM cell exhibits significant improvements of PDP, i.e., by 38 % during write operation and 98 % during search operation, and 53 % in SNM, compared with its CMOS counterpart. It is also observed that the best chirality for the TCAM cell design is (22, 19, 0) or (10, 19, 0) from the point of view of SNM and PDP, respectively.
引用
收藏
页码:106 / 114
页数:9
相关论文
共 50 条
  • [11] High Performance CNFET-based Ternary Full Adders
    Sharifi, Fazel
    Panahi, Atiyeh
    Moaiyeri, Mohammad Hossein
    Sharifi, Hojjat
    Navi, Keivan
    IETE JOURNAL OF RESEARCH, 2018, 64 (01) : 108 - 115
  • [12] CNFET-Based Ternary Inverter and its Variability Analysis
    Anand, Arpit
    Islam, Aminul
    2014 3RD INTERNATIONAL CONFERENCE ON RELIABILITY, INFOCOM TECHNOLOGIES AND OPTIMIZATION (ICRITO) (TRENDS AND FUTURE DIRECTIONS), 2014,
  • [13] A new design method for imperfection-immune CNFET-based circuit design
    Ebrahimi, Seyyed Ashkan
    Reshadinezhad, Mohammad Reza
    Bohlooli, Ali
    MICROELECTRONICS JOURNAL, 2019, 85 : 62 - 71
  • [14] A Novel CNFET-Based Ternary to Binary Converter Design in Data Transmission
    Jaber, Ramzi A.
    El-Hajj, Ahmad M.
    Haidar, Ali M.
    Kassem, Abdallah
    2020 32ND INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2020, : 83 - 86
  • [15] A high performance CNFET-based operational transconductance amplifier and its applications
    Cen, Mingcan
    Song, Shuxiang
    Cai, Chaobo
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 91 (03) : 463 - 472
  • [16] A high performance CNFET-based operational transconductance amplifier and its applications
    Mingcan Cen
    Shuxiang Song
    Chaobo Cai
    Analog Integrated Circuits and Signal Processing, 2017, 91 : 463 - 472
  • [17] Novel Design Methodologies for CNFET-Based Ternary Sequential Logic Circuits
    Gadgil, Sharvani
    Vudadha, Chetan
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2022, 21 : 289 - 298
  • [18] Design of CNFET-based Low-Power Ternary Sequential Logic circuits
    Gadgil, Sharvani
    Vudadha, Chetan
    2021 IEEE 21ST INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE NANO 2021), 2021, : 169 - 172
  • [19] A fast method for process reliability analysis of CNFET-based digital integrated circuits
    Saeedi, Fereshteh
    Ghavami, Behnam
    Raji, Mohsen
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2018, 17 (02) : 571 - 579
  • [20] Energy efficient design of CNFET-based multi-digit ternary adders
    Vudadha, Chetan
    Parlapalli, Sai Phaneendra
    Srinivas, M. B.
    MICROELECTRONICS JOURNAL, 2018, 75 : 75 - 86