The Design of Sobel Edge Extraction System on FPGA

Edge is a basic feature of an image, the purpose of edge detection is to reduce the amount of data in an image while preserving the shape information of objects. Field programmable gate arrays (FPGA) are best suited to implement image processing algorithms with the reason that it provides infinite reprogram ability and high parallelism. The aim of this paper is to design a real-time sobel extract system based on HLS method and the implement it on ZYNQ FPGA. The result shows the software processing time is almost 80 times than the hardware processing. The hardware acceleration has remarkable effect on sobel filtering.