Feedback EDF scheduling exploiting dynamic voltage scaling

被引:58
作者
Zhu, YF [1 ]
Mueller, F [1 ]
机构
[1] N Carolina State Univ, Dept Comp Sci, Ctr Embedded Syst Res, Raleigh, NC 27695 USA
来源
RTAS 2004: 10TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS | 2004年
关键词
D O I
10.1109/RTTAS.2004.1317252
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Dynamic voltage scaling (DVS) is a promising method for embedded systems to exploit multiple voltage and frequency levels and to prolong battery life. However pure DVS techniques do not perform well for systems with dynamic workloads where the job execution times vary significantly. In this paper we present a novel approach combining feedback control with DVS schemes targeting hard real-time systems with dynamic workloads. Our method relies strictly on operating system support by integrating a DVS scheduler and a feedback controller within the EDF scheduling algorithm. Each task is divided into two portions. Within the first portion, the objective is to exploit frequency scaling for the average execution time. We reserve enough time for the second portion to meet the deadline requirements up to the worst-case execution time following a last-chance approach. Feedback techniques make the system capable to select the right frequency and voltage settings for the first potion, as well as guaranteeing hard real-time requirements for the overall task. Simulation experiments demonstrate the ability of our algorithm to save up to 29% more energy than previous work for task sets with different dynamic workload characteristics.
引用
收藏
页码:84 / 93
页数:10
相关论文
共 23 条
[1]  
[Anonymous], P INT S LOW POW EL D
[2]  
AYDIN H, 2001, IEEE REAL TIM S DEC
[3]   LOW-POWER CMOS DIGITAL DESIGN [J].
CHANDRAKASAN, AP ;
SHENG, S ;
BRODERSEN, RW .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (04) :473-484
[4]   SOME RESULTS OF THE EARLIEST DEADLINE SCHEDULING ALGORITHM [J].
CHETTO, H ;
CHETTO, M .
IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1989, 15 (10) :1261-1269
[5]  
DUDANI A, 2002, ACM SIGPLAN JOINT C, P213
[6]  
GRUIAN F, 2001, P ASP DAC
[7]  
Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188
[8]  
KANG D, 2002, IEEE REAL TIM SYST S
[9]   Voltage-clock scaling for low energy consumption in fixed-priority real-time systems [J].
Lee, YH ;
Krishna, CM .
REAL-TIME SYSTEMS, 2003, 24 (03) :303-317
[10]   SCHEDULING ALGORITHMS FOR MULTIPROGRAMMING IN A HARD-REAL-TIME ENVIRONMENT [J].
LIU, CL ;
LAYLAND, JW .
JOURNAL OF THE ACM, 1973, 20 (01) :46-61