Analysis of Power Management Techniques in Multicore Processors

被引:3
作者
Nagalakshmi, K. [1 ]
Gomathi, N. [2 ]
机构
[1] Hindusthan Inst Technol, Dept Comp Sci & Engn, Coimbatore, Tamil Nadu, India
[2] Vel Tech Dr RR & Dr SR Univ, Dept Comp Sci & Engn, Madras, Tamil Nadu, India
来源
ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY COMPUTATIONS IN ENGINEERING SYSTEMS, ICAIECES 2016 | 2017年 / 517卷
关键词
Multicore processor; Power management; DVFS; Clock gating; Task scheduling; Task migration; TASK; PERFORMANCE; ALGORITHM; SYSTEMS; SOFT;
D O I
10.1007/978-981-10-3174-8-35
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Power and performance have become significant metrics in the designing of multicore processors. Due to the ceasing of Moore's law and Dennard scaling, reducing power budget without compromising the overall performance is considered as a predominant limiting factor in multicore architecture. Of late technological advances in power management techniques of the multicore system substantially balance the conflicting goals of low power, low cost, small area, and high performance. This paper aims at ascertaining more competent power management techniques for managing power consumption of multicore processor through investigations. We highlight the necessity of the power management techniques and survey several new approaches to focus their pros and cons. This article is intended to serve the researchers and architects of multicore processors in accumulating ideas about the power management techniques and to incorporate it in near future for more effective fabrications.
引用
收藏
页码:397 / 418
页数:22
相关论文
共 50 条
[41]   Evaluating the cache architecture of multicore processors [J].
Tao, Jie ;
Kunze, Marcel ;
Karl, Wolfgang .
PROCEEDINGS OF THE 16TH EUROMICRO CONFERENCE ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, 2008, :12-+
[42]   Reliable Integrity Checking in Multicore Processors [J].
Kanuparthi, Arun K. ;
Karri, Ramesh .
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2015, 12 (02)
[43]   Temperature-Constrained Feasibility Analysis for Multicore Scheduling [J].
Han, Qiushi ;
Fan, Ming ;
Bai, Ou ;
Ren, Shaolei ;
Quan, Gang .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (12) :2082-2092
[44]   A profiling based task scheduling approach for multicore network processors [J].
Tang, Feilong ;
You, Ilsun ;
Tang, Can ;
Yu, Shui .
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2015, 27 (04) :855-869
[45]   Maximizing Common Idle Time on Multicore Processors With Shared Memory [J].
Fu, Chenchen ;
Zhao, Yingchao ;
Li, Minming ;
Xue, Chun Jason .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (07) :2095-2108
[46]   Power and Performance Trade-Offs in Contemporary DRAM System Designs for Multicore Processors [J].
Zheng, Hongzhong ;
Zhu, Zhichun .
IEEE TRANSACTIONS ON COMPUTERS, 2010, 59 (08) :1033-1046
[47]   Adaptive prefetching using global history buffer in multicore processors [J].
Naderan-Tahan, Mahmood ;
Sarbazi-Azad, Hamid .
JOURNAL OF SUPERCOMPUTING, 2014, 68 (03) :1302-1320
[48]   TCSTM: A task-characteristic-considered steady-state thermal model of multicore processors [J].
Zhang Bi-ying ;
Fu Zhong-chuan ;
Chen Hong-song ;
Cui Gang .
MICROPROCESSORS AND MICROSYSTEMS, 2018, 60 :162-172
[49]   Probabilistic Analysis of Steady-State Temperature and Maximum Frequency of Multicore Processors considering Workload Variation [J].
Zhang, Biying ;
Fu, Zhongchuan ;
Chen, Hongsong ;
Cui, Gang .
MATHEMATICAL PROBLEMS IN ENGINEERING, 2016, 2016
[50]   A Software-Only Scheme for Managing Heap Data on Limited Local Memory(LLM) Multicore Processors [J].
Bai, Ke ;
Shrivastava, Aviral .
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 13 (01)