Analysis of Power Management Techniques in Multicore Processors

被引:3
作者
Nagalakshmi, K. [1 ]
Gomathi, N. [2 ]
机构
[1] Hindusthan Inst Technol, Dept Comp Sci & Engn, Coimbatore, Tamil Nadu, India
[2] Vel Tech Dr RR & Dr SR Univ, Dept Comp Sci & Engn, Madras, Tamil Nadu, India
来源
ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY COMPUTATIONS IN ENGINEERING SYSTEMS, ICAIECES 2016 | 2017年 / 517卷
关键词
Multicore processor; Power management; DVFS; Clock gating; Task scheduling; Task migration; TASK; PERFORMANCE; ALGORITHM; SYSTEMS; SOFT;
D O I
10.1007/978-981-10-3174-8-35
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Power and performance have become significant metrics in the designing of multicore processors. Due to the ceasing of Moore's law and Dennard scaling, reducing power budget without compromising the overall performance is considered as a predominant limiting factor in multicore architecture. Of late technological advances in power management techniques of the multicore system substantially balance the conflicting goals of low power, low cost, small area, and high performance. This paper aims at ascertaining more competent power management techniques for managing power consumption of multicore processor through investigations. We highlight the necessity of the power management techniques and survey several new approaches to focus their pros and cons. This article is intended to serve the researchers and architects of multicore processors in accumulating ideas about the power management techniques and to incorporate it in near future for more effective fabrications.
引用
收藏
页码:397 / 418
页数:22
相关论文
共 50 条
[21]   Efficient inter-core power and thermal balancing for multicore processors [J].
Cebrian, Juan M. ;
Sanchez, Daniel ;
Aragon, Juan L. ;
Kaxiras, Stefanos .
COMPUTING, 2013, 95 (07) :537-566
[22]   Autoscaling of Cores in Multicore Processors using Power and Thermal Workload Signatures [J].
Karn, Rupesh Raj ;
Elfadel, Ibrahim M. .
2016 IEEE 59TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2016, :719-722
[23]   A Study of Memory Management for Web-based Applications on Multicore Processors [J].
Inoue, Hiroshi ;
Komatsu, Hideaki ;
Nakatani, Toshio .
ACM SIGPLAN NOTICES, 2009, 44 (06) :386-396
[24]   Dynamic Variability Management in Mobile Multicore Processors under Lifetime Constraints [J].
Mercati, Pietro ;
Paterna, Francesco ;
Bartolini, Andrea ;
Benini, Luca ;
Rosing, Tajana Simunic .
2014 32ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2014, :448-455
[25]   Parallelization of PageRank on Multicore Processors [J].
Kumar, Tarun ;
Sondhi, Parikshit ;
Mittal, Ankush .
DISTRIBUTED COMPUTING AND INTERNET TECHNOLOGY, 2012, 7154 :129-+
[26]   DARP-MP: Dynamically Adaptable Resilient Pipeline Design in Multicore Processors [J].
Chen, Hu ;
Roy, Sanghamitra ;
Chakraborty, Koushik .
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2015, 21 (01)
[27]   A middleware for power management in multicore smartphones [J].
Li, Shaosong ;
Mishra, Shivakant .
EAI Endorsed Transactions on Energy Web, 2015, 15 (05) :1-10
[28]   Energy Predictive Models of Computing: Theory, Practical Implications and Experimental Analysis on Multicore Processors [J].
Shahid, Arsalan ;
Fahad, Muhammad ;
Manumachu, Ravi Reddy ;
Lastovetsky, Alexey .
IEEE ACCESS, 2021, 9 :63149-63172
[29]   Investigating the Influence of Process Variability on Asymmetric Multicore Processors [J].
Goncalves, Thiago Dos Santos ;
Schneider Beck, Antonio Carlos ;
Lorenzon, Arthur F. .
2024 37TH SBC/SBMICRO/IEEE SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2024, 2024, :110-114
[30]   Power-efficient scheduling of parallel real-time tasks on performance asymmetric multicore processors [J].
Mahmood, Basharat ;
Ahmad, Naveed ;
Malik, Saif U. R. ;
Anjum, Adeel ;
Ul Islam, Saif .
SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2018, 17 :81-95