Effect of top coat and resist thickness on line edge roughness

被引:9
|
作者
Singh, Lovejeet [1 ]
Matthew, Itty [1 ]
Pawloski, Adam [1 ]
Minvielle, Anna [1 ]
机构
[1] Adv Micro Devices Inc, POB 3453, Sunnyvale, CA 94088 USA
来源
ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXIII, PTS 1 AND 2 | 2006年 / 6153卷
关键词
LER; top coat; resist thickness; substrate interaction;
D O I
10.1117/12.655925
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
193nm immersion lithography might have to incorporate a top layer coat to prevent leaching and contamination. Additionally, immersion and future lithography will require lowering the photoresist thickness. It has been reported in literature that the diffusion coefficient of small acid molecules reduces as the resist thickness is reduced below 200 nm. The goal of this paper is to understand how, the use of a top coat, changing resist thickness and changing the substrate affect line edge roughness (LER). The study is conducted using dry 193 nm lithography. It was found that the use of a top coat helps to improve LER for 193 nm dry resist process. Improvement in LER with the use of top coat can be explained by a change in intrinsic bias of the resist. LER was also studied as a function of resist thickness, by changing resist thickness from 790 angstrom to 2200 angstrom. It was found that LER is a strong function of resist thickness. At thickness less than about 1300 angstrom, LER increases, with a more pronounced effect as resist thickness is decreased further. LER was also studied as a function of substrate. Two substrates, organic bottom anti-reflection coating (BARC) and an inorganic silicon oxynitride film (SiON), were used in the present study, For ultra-thin resist films, less than 1300 angstrom thick, it was found that the SiON substrate produced greater LER compared with the organic BARC substrate. The data compiled provides a fundamental understanding of LER behavior and will eventually help in better control of LER for future generation devices.
引用
收藏
页码:U409 / U420
页数:12
相关论文
共 50 条
  • [21] Modeling and Simulation of Line Edge Roughness for EUV Resists
    Kim, Sang-Kon
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2014, 14 (01) : 61 - 69
  • [22] Photoresist process simulation to study line edge roughness
    Sha, Yufei
    Yao, Shuxin
    Jiang, Miao
    Yang, Hao
    Liang, Di
    Wang, Cuixiang
    Wang, Futian
    Tian, Enqiang
    Xi, Jiahao
    Jiang, Yulong
    Shi, Jiangliu
    OPTICAL AND EUV NANOLITHOGRAPHY XXXVII, 2024, 12953
  • [23] Fundamentals of developer-resist interactions for line-edge roughness and critical dimension control in model 248 nm and 157 nm photoresists
    Prabhu, VM
    Wang, MX
    Jablonski, EL
    Vogt, BD
    Lin, EK
    Wu, WL
    Goldfarb, DL
    Angelopoulos, M
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXI, PTS 1 AND 2, 2004, 5376 : 443 - 451
  • [24] Analytical Solutions to Model the Line Edge Roughness and Its Effect on Subthreshold Behaviour of DG FinFETs
    Monga, Udit
    Fjeldly, Tor A.
    NANOTECHNOLOGY 2011: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, NSTI-NANOTECH 2011, VOL 2, 2011, : 803 - 805
  • [25] Analysis of Line-Edge Roughness Using EUV Scatterometry
    Herrero, Analia Fernandez
    Scholze, Frank
    Dai, Gaoliang
    Soltwisch, Victor
    NANOMANUFACTURING AND METROLOGY, 2022, 5 (02) : 149 - 158
  • [26] Line edge roughness reduction for 7nm metals
    Chen, Zheng
    McDermott, Steven
    Ordonio, Christopher
    Chen, Ao
    Morgenfeld, Bradley
    Han, Geng
    OPTICAL MICROLITHOGRAPHY XXXI, 2018, 10587
  • [27] Impact of Channel Line-Edge Roughness On Junctionless FinFET
    YingXiao
    Zhang, Baili
    Lou, Haijun
    Cui, Xiaole
    Lin, Xinnan
    Zhang, Lining
    PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 106 - 109
  • [28] A comprehensive resist model for the prediction of line-edge roughness material and process dependencies in optical lithography - art. no. 69230R
    Schnattinger, Thomas
    Erdmarm, Andreas
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXV, PTS 1 AND 2, 2008, 6923 : R9230 - R9230
  • [29] Level crossing methodology applied to line-edge roughness characterization
    Mack, Chris A.
    Brunner, Timothy A.
    Chen, Xuemei
    Sun, Lei
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXXI, 2017, 10145
  • [30] Electronic transport in graphene nanoribbons with correlated line-edge roughness
    Mazaherifar, Mohsen
    Mojibpour, Ali
    Pourfath, Mandi
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2019, 52 (37)