High-κ Dielectrics and Interface Passivation for Ge and III/V Devices on Silicon for advanced CMOS

被引：2

作者：

Heyns, Marc ^{[1
]}

Bellenger, Florence ^{[1
]}

Brammertz, Guy ^{[1
]}

Caymax, Matty ^{[1
]}

De Jaeger, Brice ^{[1
]}

Delabie, Annelies ^{[1
]}

Eneman, Geert ^{[1
]}

Houssa, Michel ^{[2
]}

Lin, Dennis ^{[1
]}

Martens, Koen ^{[1
]}

Merckling, Clement ^{[1
]}

Meuris, Marc ^{[1
]}

Mitard, Jerome ^{[1
]}

Penaud, Julien ^{[3
]}

Pourtois, Geoffrey ^{[1
]}

Scarrozza, Marco ^{[1
]}

Simoen, Eddy ^{[1
]}

Sioncke, Sonja ^{[1
]}

Van Elshocht, Sven ^{[1
]}

Wang, Wei-E ^{[4
]}

机构：

[1] IMEC, B-3001 Leuven, Belgium

[2] Katholieke Univ Leuven, Dept Phys, B-3001 Leuven, Belgium

[3] Riber Assignee IMEC, B-3001 Leuven, Belgium

[4] INTEL Assignee IMEC, B-3001 Leuven, Belgium

来源：

PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS 7 | 2009年 / 25卷 / 06期

关键词：

MOLECULAR-BEAM EPITAXY; GATE; SEMICONDUCTORS; SEGREGATION; MOSFET;

D O I：

10.1149/1.3206606

中图分类号：

O646 [电化学、电解、磁化学];

学科分类号：

081704 ;

摘要：

The use of Ge and III/V materials for future CMOS applications is investigated. Passivation of the Ge surface can be obtained by either GeO2 or a thin Si layer. Short channel Ge pMOS devices with low EOT are fabricated. The passivation of III/V materials is a very challenging topic. Some critical issues and passivation schemes are investigated and the performance of inversion channel MOSFET's on In0.53Ga0.47As with ALD Al2O3 is discussed.

引用

页码：51 / 65

页数：15

共 50 条

[21] Effective passivation and high-performance metal-oxide-semiconductor devices using ultra-high-vacuum deposited high-κ dielectrics on Ge without interfacial layers
Chu, L. K.
Chu, R. L.
Lin, T. D.
Lee, W. C.
Lin, C. A.
Huang, M. L.
Lee, Y. J.
Kwo, J.
Hong, M.
SOLID-STATE ELECTRONICS, 2010, 54 (09) : 965 - 971
[22] Low Leakage III-V/Ge CMOS FinFET Design for High-Performance Logic Applications with High-κ Spacer Technology
Jang, Esan
Shin, Sunhae
Jeong, Jae Won
Kim, Kyung Rok
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2018, 18 (03) : 295 - 300
[23] High K Dielectrics for Future CMOS Devices
Robertson, J.
SILICON NITRIDE, SILICON DIOXIDE, AND EMERGING DIELECTRICS 10, 2009, 19 (02): : 579 - 591
[24] Passivation of III-V Oxide Interfaces for CMOS
Robertson, John
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
[25] Heterogeneous Integration of III-V Devices and Si CMOS on a Silicon Substrate
Kazior, T. E.
LaRoche, J.
Hoke, W.
SIGE, GE, AND RELATED COMPOUNDS 5: MATERIALS, PROCESSING, AND DEVICES, 2012, 50 (09): : 1039 - 1045
[26] Surface Defects and Passivation of Ge and III–V Interfaces
Michel Houssa
Evgueni Chagarov
Andrew Kummel
MRS Bulletin, 2009, 34 : 504 - 513
[27] Challenges of high-κ gate dielectrics for future MOS devices
Suehle, JS
Vogel, EM
Edelstein, MD
Richter, CA
Nguyen, NV
Levin, I
Kaiser, DL
Wu, H
Bernstein, JB
2001 6TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2001, : 90 - 93
[28] Effects of high-κ dielectrics on the workfunctions of metal and silicon gates
Yeo, YC
Ranade, P
Lu, Q
Lin, R
King, TJ
Hu, CM
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 49 - 50
[29] DEPOSITED DIELECTRICS FOR III-V-SEMICONDUCTING DEVICES
MEINERS, LG
PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1983, 387 : 89 - 99
[30] High-κ dielectrics and advanced channel concepts for Si MOSFET
Mo Wu
Y. I. Alivov
Hadis Morkoç
Journal of Materials Science: Materials in Electronics, 2008, 19 : 915 - 951

← 1 2 3 4 5 →