Design and Evaluation of a System-on-Chip based Modulator

被引：0

作者：

Singh, Vinita ^{[1
,2
]}

Manikandan, J. ^{[1
,2
]}

机构：

[1] PES Univ, Crucible Res & Innovat CORI, 100 Feet Ring Rd,BSK Stage 3, Bangalore 560085, Karnataka, India

[2] PES Univ, Dept ECE, 100 Feet Ring Rd,BSK Stage 3, Bangalore 560085, Karnataka, India

来源：

2019 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET 2019): ADVANCING WIRELESS AND MOBILE COMMUNICATIONS TECHNOLOGIES FOR 2020 INFORMATION SOCIETY | 2019年

关键词：

FPGA; Modulators; System-on-Chip;

D O I：

10.1109/wispnet45539.2019.9032847

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Modulators are considered as the most vital block for any communication system. Different applications demand different modulation schemes with applications ranging from mobile communication, radar, radio stations, aerospace, covert communication and many more. In this paper, design of a System-on-Chip based Modulator on a Virtex-5 FPGA is proposed, which enables designers to program FPGA using high level language with nil or minimum knowledge of VHDL or Verilog programming. The proposed SoC based design is compared with reconfigurable modulator and CORDIC based modulator designs.

引用

页码：13 / 17

页数：5

共 50 条

[41] Design and Analysis of Power Integrity in Deep Submicron System-on-Chip Circuits [J].

L.-R. Zheng ;

H. Tenhunen .

Analog Integrated Circuits and Signal Processing, 2002, 30 :15-29

[42] Efficient power analysis approach and its application to system-on-chip design [J].

Durrani, Yaseer Arafat ;

Riesgo, Teresa .

MICROPROCESSORS AND MICROSYSTEMS, 2016, 46 :11-20

[43] Design and analysis of power integrity in deep submicron system-on-chip circuits [J].

Zheng, LR ;

Tenhunen, H .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2002, 30 (01) :15-29

[44] FPGA based PMAC motor control for system-on-chip applications [J].

Dubey, R ;

Agarwal, P ;

Vasantha, MK .

2004 1ST INTERNATIONAL CONFERENCE ON POWER ELECTRONICS SYSTEMS AND APPLICATIONS PROCEEDINGS, 2004, :194-200

[45] Evaluation of the New Generation of System-on-Chip Platforms for Controlling Electrical Systems [J].

Sawma, J. ;

Khatounian, F. ;

Monmasson, E. ;

Ghosn, R. ;

Idkhajine, L. .

2015 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), 2015, :1570-1575

[46] Zynq System-on-Chip DMA Messaging for Processor Monitoring [J].

Koranek, Daniel ;

Hodson, Douglas ;

Graham, Scott .

PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE ON CYBER WARFARE AND SECURITY (ICCWS 2021), 2021, :527-534

[47] Architecture of the reconfigurable ultrasonic system-on-chip hardware platform [J].

Gilliland, Spenser ;

Govindan, Pramod ;

Saniie, Jafar .

IET CIRCUITS DEVICES & SYSTEMS, 2016, 10 (04) :301-308

[48] Optimized System-on-Chip Integration of a Programmable ECC Coprocessor [J].

Guo, Xu ;

Schaumont, Patrick .

ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2010, 4 (01)

[49] A VLSI-FPGA System-on-Chip for detectors monitoring [J].

Aloisio, Alberto ;

Cevenini, Francesco ;

Giordano, Raffaele ;

Izzo, Vincenzo .

2007 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-11, 2007, :468-473

[50] OpenRISC-based System-on-Chip for Digital Signal Processing [J].

Lopez-Parrado, Alexander ;

Valderrama-Cuervo, Juan-Camilo .

2014 XIX SYMPOSIUM ON IMAGE, SIGNAL PROCESSING AND ARTIFICIAL VISION (STSIVA), 2014,

← 1 2 3 4 5 →