Design and Evaluation of a System-on-Chip based Modulator

被引：0

作者：

Singh, Vinita ^{[1
,2
]}

Manikandan, J. ^{[1
,2
]}

机构：

[1] PES Univ, Crucible Res & Innovat CORI, 100 Feet Ring Rd,BSK Stage 3, Bangalore 560085, Karnataka, India

[2] PES Univ, Dept ECE, 100 Feet Ring Rd,BSK Stage 3, Bangalore 560085, Karnataka, India

来源：

2019 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET 2019): ADVANCING WIRELESS AND MOBILE COMMUNICATIONS TECHNOLOGIES FOR 2020 INFORMATION SOCIETY | 2019年

关键词：

FPGA; Modulators; System-on-Chip;

D O I：

10.1109/wispnet45539.2019.9032847

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Modulators are considered as the most vital block for any communication system. Different applications demand different modulation schemes with applications ranging from mobile communication, radar, radio stations, aerospace, covert communication and many more. In this paper, design of a System-on-Chip based Modulator on a Virtex-5 FPGA is proposed, which enables designers to program FPGA using high level language with nil or minimum knowledge of VHDL or Verilog programming. The proposed SoC based design is compared with reconfigurable modulator and CORDIC based modulator designs.

引用

页码：13 / 17

页数：5

共 50 条

[31] Design of Configurable, Network Based Interconnection Modules for Communication Centric System-On-Chip Applications [J].

Mishra, Prabhakar ;

Nidhi, A. ;

Kishore, J. K. ;

Kotturshettar, Chetan .

2014 IEEE SYMPOSIUM ON COMPUTER APPLICATIONS AND INDUSTRIAL ELECTRONICS (ISCAIE), 2014,

[32] Design of an Advanced System-on-Chip Architecture for Chaotic Image Encryption [J].

Lima, Arthur M. ;

Nardo, Lucas G. ;

Nepomuceno, Erivelton ;

Arias-Garcia, Janier ;

Yudi, Jones .

2023 36TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI, 2023, :71-76

[33] A scalable and efficient convolutional neural network accelerator using HLS for a system-on-chip design [J].

Bjerge, Kim ;

Schougaard, Jonathan Horsted ;

Larsen, Daniel Ejnar .

MICROPROCESSORS AND MICROSYSTEMS, 2021, 87

[34] A UML for a multiprocessor system-on-chip [J].

Bique, Stephen .

WMSCI 2006: 10TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL IV, PROCEEDINGS, 2006, :218-223

[35] System architecting and system-on-chip design of intelligent sensor networks for active volcanoes [J].

Fang, Wai-Chi ;

Kedar, Sharon .

2008 2ND ANNUAL IEEE SYSTEMS CONFERENCE, 2008, :30-+

[36] System-on-Chip Implementation of Situational Awareness System for Autonomous Cars [J].

ul Islam, Nida ;

Kiran, Divya ;

Ramasangu, Hariharan .

IEEE INDICON: 15TH IEEE INDIA COUNCIL INTERNATIONAL CONFERENCE, 2018,

[37] Fauh-tolerant design and test of a RISC processor-based complex system-on-chip [J].

Ojha, AK ;

Kalkur, TS .

CCCT 2003, VOL 1, PROCEEDINGS: COMPUTING/INFORMATION SYSTEMS AND TECHNOLOGIES, 2003, :86-91

[38] A C4.5 decision tree classifier based floorplanning algorithm for System-on-Chip design [J].

Shanthi, J. ;

Rani, D. Gracia Nirmala ;

Rajaram, S. .

MICROELECTRONICS JOURNAL, 2022, 121

[39] Toward Design of Advanced System-on-Chip Architecture for Mobile Computing Devices [J].

BenSaleh, Mohammed S. ;

Qasim, Syed Manzoor ;

Obeid, Abdulfattah M. .

MOBILE, SECURE, AND PROGRAMMABLE NETWORKING, 2019, 11557 :88-95

[40] Software-Hardware Complex for Accelerating System-on-Chip Design Verification [J].

A. P. Solodovnikov ;

A. L. Pereverzev ;

A. M. Silantyev .

Russian Microelectronics, 2024, 53 (7) :722-727

← 1 2 3 4 5 →