Design and Evaluation of a System-on-Chip based Modulator

被引：0

作者：

Singh, Vinita ^{[1
,2
]}

Manikandan, J. ^{[1
,2
]}

机构：

[1] PES Univ, Crucible Res & Innovat CORI, 100 Feet Ring Rd,BSK Stage 3, Bangalore 560085, Karnataka, India

[2] PES Univ, Dept ECE, 100 Feet Ring Rd,BSK Stage 3, Bangalore 560085, Karnataka, India

来源：

2019 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET 2019): ADVANCING WIRELESS AND MOBILE COMMUNICATIONS TECHNOLOGIES FOR 2020 INFORMATION SOCIETY | 2019年

关键词：

FPGA; Modulators; System-on-Chip;

D O I：

10.1109/wispnet45539.2019.9032847

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Modulators are considered as the most vital block for any communication system. Different applications demand different modulation schemes with applications ranging from mobile communication, radar, radio stations, aerospace, covert communication and many more. In this paper, design of a System-on-Chip based Modulator on a Virtex-5 FPGA is proposed, which enables designers to program FPGA using high level language with nil or minimum knowledge of VHDL or Verilog programming. The proposed SoC based design is compared with reconfigurable modulator and CORDIC based modulator designs.

引用

页码：13 / 17

页数：5

共 50 条

[21] A System-On-Chip FPGA Design for Real-Time Traffic Signal Recognition System
Zhou, Yuteng
Chen, Zhilu
Huang, Xinming
2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1778 - 1781
[22] System-on-chip design and its transfer to microelectronics education
Charlot, F
MICROELECTRONICS EDUCATION, 2000, : 19 - 22
[23] MATADOR: Automated System-on-Chip Tsetlin Machine Design Generation for Edge Applications
Rahman, Tousif
Mao, Gang
Maheshwari, Sidharth
Shafik, Rishad
Yakovlev, Alex
2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
[24] System-on-chip design of the cortical-diencephalic centre of the lower urinary tract
Macia Perez, Francisco
Zambrano Mendez, Leandro
Berna Martinez, Jose Vicente
Sepulveda Lima, Roberto
COMPUTERS IN BIOLOGY AND MEDICINE, 2018, 99 : 107 - 122
[25] Reliable network-on-chip design for multi-core system-on-chip
Kuei-Chung Chang
The Journal of Supercomputing, 2011, 55 : 86 - 102
[26] Reliable network-on-chip design for multi-core system-on-chip
Chang, Kuei-Chung
JOURNAL OF SUPERCOMPUTING, 2011, 55 (01) : 86 - 102
[27] Development of System-On-Chip Based Digital Control for Power Converter Application
Grawal, Nitesh A.
Samanta, Susovon
2018 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2018,
[28] Modular design of a factor-graph-based inference engine on a System-On-Chip (SoC)
Sugiarto, Indar
Conradt, Joerg
MICROPROCESSORS AND MICROSYSTEMS, 2018, 60 : 53 - 64
[29] Design and Implementation of RISC-V System-on-Chip for SPWM Generation Based on FPGA
Yin, Qianxi
Li, Dejian
Wu, Zhipeng
Pun, Sio Hang
Liu, Yu
IEICE ELECTRONICS EXPRESS, 2024, : 1 - 6
[30] Design and Realization of a Compact Low Cost System-on-Chip Based Digital Audio Oscilloscope
Mutauranwa, Liberty
Nkomo, Malvin
2016 THIRD INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATION AND ENGINEERING (ICACCE 2016), 2016, : 442 - 448

← 1 2 3 4 5 →