Design and Evaluation of a System-on-Chip based Modulator

被引：0

作者：

Singh, Vinita ^{[1
,2
]}

Manikandan, J. ^{[1
,2
]}

机构：

[1] PES Univ, Crucible Res & Innovat CORI, 100 Feet Ring Rd,BSK Stage 3, Bangalore 560085, Karnataka, India

[2] PES Univ, Dept ECE, 100 Feet Ring Rd,BSK Stage 3, Bangalore 560085, Karnataka, India

来源：

2019 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET 2019): ADVANCING WIRELESS AND MOBILE COMMUNICATIONS TECHNOLOGIES FOR 2020 INFORMATION SOCIETY | 2019年

关键词：

FPGA; Modulators; System-on-Chip;

D O I：

10.1109/wispnet45539.2019.9032847

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Modulators are considered as the most vital block for any communication system. Different applications demand different modulation schemes with applications ranging from mobile communication, radar, radio stations, aerospace, covert communication and many more. In this paper, design of a System-on-Chip based Modulator on a Virtex-5 FPGA is proposed, which enables designers to program FPGA using high level language with nil or minimum knowledge of VHDL or Verilog programming. The proposed SoC based design is compared with reconfigurable modulator and CORDIC based modulator designs.

引用

页码：13 / 17

页数：5

共 50 条

[11] Evaluation of a Connectionless Technique for System-on-Chip Interconnection [J].

Berejuck, Marcelo Daniel ;

Frohlich, Antonio A. .

JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (10)

[12] Design of a system-on-chip switched network and its design support [J].

Wiklund, D ;

Liu, D .

2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, :1279-1283

[13] System-level co-design methodology based on platform design flow for system-on-chip [J].

Wen, Quan .

7TH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED INDUSTRIAL DESIGN & CONCEPTUAL DESIGN, 2006, :246-249

[14] Embedded System-on-Chip Design of Atrial Fibrillation Classifier [J].

Lim, Huey Woan ;

Hau, Yuan Wen ;

Othman, Mohd Afzan ;

Lim, Chiao Wen .

PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, :90-91

[15] Design of crosstalk aware energy harvesting system-on-chip [J].

Gogolou, Vasiliki ;

Voulkidou, Andriana ;

Karipidis, Savvas ;

Noulis, Thomas ;

Siskos, Stylianos .

AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2023, 170

[16] Static Fault Analysis for Resilient System-on-Chip Design [J].

Lee, Seong Mo ;

Lee, Seung Eun .

2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, :5-6

[17] Towards a Design Space Exploration Methodology for System-on-Chip [J].

Chariete, A. ;

Bakhouya, M. ;

Gaber, J. ;

Wack, M. .

CYBERNETICS AND INFORMATION TECHNOLOGIES, 2014, 14 (01) :101-111

[18] Design and Implementation of an OpenRISC System-on-Chip with an Encryption Peripheral [J].

Akcay, Latif ;

Tukel, Mehmet ;

Ors, Berna .

2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2017,

[19] Teaching system-on-chip design at Technical University of Lodz [J].

Napieralski, A ;

Janicki, M ;

Jablonski, G .

EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2003, :30-39

[20] System-on-Chip Evaluation for the Implementation of Video Processing Servers [J].

Ahmed, Ghofrane El Haj ;

Gil-Castineira, Felipe ;

Costa-Montenegro, Enrique ;

Counago-Soto, Pablo .

RECENT ADVANCES IN INFORMATION SYSTEMS AND TECHNOLOGIES, VOL 2, 2017, 570 :267-274

← 1 2 3 4 5 →