PETAL: A Multichannel Differential ADC Driver for High-Speed CMOS Image Sensors

被引:3
|
作者
Grace, C. R. [1 ]
Stezelberger, T. [1 ]
Denes, P. [1 ]
机构
[1] Lawrence Berkeley Natl Lab, Berkeley, CA 94720 USA
关键词
CMOS image sensors; instrumentation amplifier; mixed-signal IC design; solid-state imaging;
D O I
10.1109/TNS.2019.2916972
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Programmable Electronic Termination and Line Driver (PETAL) is a 16-channel ADC driver chip that provides single-ended-to-differential conversion and column biasing for high-speed CMOS image sensors. By increasing the level of integration, the number of driver chips and the associated number of passives and the routing area are reduced, enabling smaller physical cameras. Power dissipation is reduced relative to many commercial approaches by the use of low-voltage CMOS technology and the increased level of integration. The driver chip also supplies programmable bias currents to the sensor, further reducing the number of required components on the camera board. The driver, fabricated in 180-nm CMOS technology, achieves settling to 0.1% in 11 ns with input noise of 89.9-mu V rms. The crosstalk between channels is below -56 dB. The power dissipation is 10.5 mW/channel. When applied to the readout of a high-speed X-ray sensor, the prototype reduced board area by 84% (from 100 to 16 mm(2)) and power dissipation by 25%.
引用
收藏
页码:955 / 959
页数:5
相关论文
共 50 条
  • [41] A 12-bit compact column-parallel SAR ADC with dynamic power control technique for high-speed CMOS image sensors附视频
    李全良
    刘力源
    韩烨
    曹中祥
    吴南健
    Journal of Semiconductors, 2014, (10) : 136 - 143
  • [42] A High Linearity Driver with Embedded Interleaved Track-and-Hold Array for High-Speed ADC
    Di Pasquo, Alessio
    Nani, Claudio
    Monaco, Enrico
    Fanucci, Luca
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [43] APPLICATION OF LINEAR IMAGE SENSORS TO HIGH-SPEED IMAGE-ANALYSIS
    SHIPPEY, GA
    BAYLEY, RJH
    FARROW, ASJ
    LUTZ, R
    TUCKER, JH
    ANALYTICAL AND QUANTITATIVE CYTOLOGY AND HISTOLOGY, 1982, 4 (02): : 159 - 159
  • [44] A high-speed LVDS driver design in 0.35-μm CMOS technology
    Wang, Zhongyan
    Guo, Ai
    Pu, Yan
    Lecture Notes in Electrical Engineering, 2015, 334 : 1003 - 1010
  • [45] High-speed low-voltage CMOS line driver for SerDes applications
    Rogers, M.
    Hayatleh, K.
    Lidgey, F. J.
    Joy, A.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2013, 100 (04) : 575 - 581
  • [46] A 2.44μs row conversion time 12-bit high-speed differential single-slope ADC with TDC applied to CMOS image sensor
    Gao, Jing
    Yan, Ningxi
    Nie, Kaiming
    Gao, Zhiyuan
    Xu, Jiangtao
    MICROELECTRONICS JOURNAL, 2022, 120
  • [47] High Speed Fully Parallel Two-Step ADC Design Method for Hundred Million Level CMOS Image Sensors
    Guo Z.-J.
    Xu R.-M.
    Chen X.-Q.
    Yu N.-M.
    Su C.-X.
    Li C.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2023, 51 (08): : 2067 - 2075
  • [48] An on-chip interpolation based readout scheme for low-power, high-speed CMOS image sensors
    Kaur, Amandeep
    Mishra, Deepak
    Sarkar, Mukul
    2018 IEEE SENSORS, 2018, : 633 - 636
  • [49] A highly linear and large bandwidth fully differential CMOS line driver suitable for high-speed data transmission applications
    Savadi Oskooei, M
    Hadidi, K
    Khoei, A
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (02) : 416 - 423
  • [50] A two-step folder for a high-speed CMOS folding-and-interpolating ADC
    Han, SC
    Suh, BS
    Kim, SW
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 325 - 328