A robust 130nm-CMOS Built-In Current Sensor dedicated to RF applications

被引:0
|
作者
Cimino, M. [1 ]
Lapuyade, H. [1 ]
De Matos, M. [1 ]
Taris, T. [1 ]
Deval, Y. [1 ]
Begueret, JB. [1 ]
机构
[1] IXL Lab, Bordeaux, France
来源
ETS 2006: ELEVENTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS | 2006年
关键词
design for testability; Built-In Current Sensor; analog and mixed-signal integrated circuits; CMOS technology; robustness;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An otherwise well-known ratiometric Built-In Current Sensor (BICS) dedicated to monitor the current of analog and mixed-signal building blocks highlights a dependency with regards to technology discrepancy. In this paper we present a design methodology that allows to dramatically reduce the dependency, yielding to a new version of this BICS. Taking advantage of a 130 nm VLSI CMOS technology, the BICS proposed has a peak-to-peak dispersion lower than 10 % of its output full-scale range. It makes it more suitable to implement the test functionality while maintaining the initial BICS intrinsic performances. The built-in self test methodology is illustrated by monitoring the supply current of a Low-Noise Amplifier (LNA). Measurements confirm the BICSs low sensitivity to process variations and its transparency relative to the circuit under test (CUT).
引用
收藏
页码:151 / +
页数:2
相关论文
共 25 条
  • [21] A Low Power, Low Chip Area, Two-stage Current-mode DAC Implemented in CMOS 130 nm Technology
    Dalecki, Jakub
    Dlugosz, Rafal
    Talaska, Tomasz
    Fischer, Gunter
    PROCEEDINGS OF THE 2019 26TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2019), 2019, : 151 - 156
  • [22] A 16 x 1 Pixels 180 nm CMOS SPAD-based TOF Image Sensor for LiDAR Applications
    Cao Jing
    Zhang Zhao
    Qi Nan
    Liu Li-yuan
    Wu Nan-jian
    ACTA PHOTONICA SINICA, 2019, 48 (07)
  • [23] Design of a novel current mode charge pump for very-low-voltage applications in 130 nm soi-bcd technology
    Ouremchi M.
    Khadiri K.E.
    Tahiri A.
    Qjidaa H.
    International Journal of Circuits, Systems and Signal Processing, 2021, 15 : 461 - 469
  • [24] Low Chip Area, Low Power Dissipation, Programmable, Current Mode, 10-bits, SAR ADC Implemented in the CMOS 130nm Technology
    Dlugosz, Rafal
    Fischer, Gunter
    2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 348 - 353
  • [25] 76-to 81-GHz CMOS Built-In Self-Test With 72-dB C/N and Less Than 1 ppm Frequency Tolerance for Multi-Channel Radar Applications
    Kohtani, Masato
    Murakami, Tomotoshi
    Utagawa, Yoshiyuki
    Arai, Tomoyuki
    Yamaura, Shinji
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (05) : 1345 - 1359