共 25 条
- [21] A Low Power, Low Chip Area, Two-stage Current-mode DAC Implemented in CMOS 130 nm Technology PROCEEDINGS OF THE 2019 26TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2019), 2019, : 151 - 156
- [23] Design of a novel current mode charge pump for very-low-voltage applications in 130 nm soi-bcd technology International Journal of Circuits, Systems and Signal Processing, 2021, 15 : 461 - 469
- [24] Low Chip Area, Low Power Dissipation, Programmable, Current Mode, 10-bits, SAR ADC Implemented in the CMOS 130nm Technology 2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 348 - 353