A Simple Semiempirical Short-Channel MOSFET Current-Voltage Model Continuous Across All Regions of Operation and Employing Only Physical Parameters

被引:183
作者
Khakifirooz, Ali [1 ]
Nayfeh, Osama M. [1 ]
Antoniadis, Dimitri [1 ]
机构
[1] MIT, Microsyst Technol Lab, Cambridge, MA 02139 USA
关键词
CMOS scaling; inversion charge density; MOSFET compact modeling; virtual source velocity; HIGH-PERFORMANCE; VELOCITY; FUTURE;
D O I
10.1109/TED.2009.2024022
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A simple semiempirical model I-D(V-GS, V-DS) for short-channel MOSFETs applicable in all regions of device operation is presented. The model is based on the so-called "top-of-the-barrier-transport" model, and we refer to it as the "virtual source" (VS) model. The simplicity of the model comes from the fact that only ten parameters are used. Of these parameters, six are directly obtainable from standard device measurements: 1) gate capacitance in strong inversion conditions (typically at maximum voltage V-GS = V-dd); 2) subthreshold swing; 3) drain-induced barrier lowering (DIBL) coefficient; 4) current in weak inversion (typically I-off at V-GS = 0 V) and at high V-DS; 5) total resistance at V-DS = 0 V and V-GS = V-dd and 6), effective channel length. Three fitted physical parameters are as follows: 1) carrier low-field effective mobility; 2) parasitic source/drain resistance, 3) the saturation region carrier velocity at the so-called virtual source. Lastly, a constrained saturation-transition-region empirical parameter is also fitted. The modeled current versus voltage characteristics and their derivatives are continuous from weak to strong inversion and from the linear to saturation regimes of operation. Remarkable agreement with published state-of-the-art planar short-channel strained devices is demonstrated using physically meaningful values of the fitted physical parameters. Moreover, the model allows for good physical insight in device performance properties, such as extraction of the VSV, which is a parameter of critical technological importance that allows for continued MOSFET performance scaling. The simplicity of the model and the fact that it only uses physically meaningful parameters provides an easy way for technology benchmarking and performance projection.
引用
收藏
页码:1674 / 1680
页数:7
相关论文
共 20 条
[1]   Continuous MOSFET performance increase with device scaling: The role of strain and channel material innovations [J].
Antoniadis, D. A. ;
Aberg, I. ;
Ni Chleirigh, C. ;
Nayfeh, O. M. ;
Khakifirooz, A. ;
Hoyt, J. L. .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 2006, 50 (4-5) :363-376
[2]  
ARORA N, 1997, MOSFET MODELS VLSI C
[3]   CARRIER MOBILITIES IN SILICON EMPIRICALLY RELATED TO DOPING AND FIELD [J].
CAUGHEY, DM ;
THOMAS, RE .
PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1967, 55 (12) :2192-+
[4]   A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation [J].
Cheng, YH ;
Jeng, MC ;
Liu, ZH ;
Huang, JH ;
Chan, MS ;
Chen, K ;
Ko, PK ;
Hu, CM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (02) :277-287
[5]   VELOCITY OF SURFACE CARRIERS IN INVERSION-LAYERS ON SILICON [J].
COEN, RW ;
MULLER, RS .
SOLID-STATE ELECTRONICS, 1980, 23 (01) :35-40
[6]   HIGH-FIELD DRIFT VELOCITY OF ELECTRONS AT THE SI-SIO2 INTERFACE AS DETERMINED BY A TIME-OF-FLIGHT TECHNIQUE [J].
COOPER, JA ;
NELSON, DF .
JOURNAL OF APPLIED PHYSICS, 1983, 54 (03) :1445-1456
[7]   A STUDY OF DEEP-SUBMICRON MOSFET SCALING BASED ON EXPERIMENT AND SIMULATION [J].
HU, H ;
JACOBS, JB ;
SU, LT ;
ANTONIADIS, DA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (04) :669-677
[8]  
Khakifirooz A., 2006, IEDM, P667
[9]   MOSFET performance scaling - Part I: Historical trends [J].
Khakifirooz, Ali ;
Antoniadis, Dimitri A. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (06) :1391-1400
[10]   MOSFET performance scaling - Part II: Future directions [J].
Khakifirooz, Ali ;
Antoniadis, Dimitri A. .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (06) :1401-1408