A Survey on FPGA-Based Sensor Systems: Towards Intelligent and Reconfigurable Low-Power Sensors for Computer Vision, Control and Signal Processing

被引:56
作者
Garcia, Gabriel J. [1 ]
Jara, Carlos A. [1 ]
Pomares, Jorge [1 ]
Alabdo, Aiman [1 ]
Poggi, Lucas M. [1 ]
Torres, Fernando [1 ]
机构
[1] Univ Alicante, Dept Phys Syst Engn & Signal Theory, Alicante 03690, Spain
关键词
Field Programmable Gate Arrays (FPGAs); rapid prototyping; reconfigurable systems; programmable architectures; low-power sensor systems; smart sensors; REAL-TIME IMPLEMENTATION; SMART-SENSOR; EFFICIENT CORRELATOR; COMPLEMENTARY SETS; ARCHITECTURE; DESIGN; HARDWARE; DSP; NETWORK;
D O I
10.3390/s140406247
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
The current trend in the evolution of sensor systems seeks ways to provide more accuracy and resolution, while at the same time decreasing the size and power consumption. The use of Field Programmable Gate Arrays (FPGAs) provides specific reprogrammable hardware technology that can be properly exploited to obtain a reconfigurable sensor system. This adaptation capability enables the implementation of complex applications using the partial reconfigurability at a very low-power consumption. For highly demanding tasks FPGAs have been favored due to the high efficiency provided by their architectural flexibility (parallelism, on-chip memory, etc.), reconfigurability and superb performance in the development of algorithms. FPGAs have improved the performance of sensor systems and have triggered a clear increase in their use in new fields of application. A new generation of smarter, reconfigurable and lower power consumption sensors is being developed in Spain based on FPGAs. In this paper, a review of these developments is presented, describing as well the FPGA technologies employed by the different research groups and providing an overview of future research within this field.
引用
收藏
页码:6247 / 6278
页数:32
相关论文
共 124 条
[1]  
ADELSON EH, 1994, IEEE IMAGE PROC, P21, DOI 10.1109/ICIP.1994.413523
[2]  
Albo-Canals J, 2012, IEEE I C ELECT CIRC, P336, DOI 10.1109/ICECS.2012.6463733
[3]  
Alcantara S., 2007, P MED C CONTR AUT ME, P1
[4]   Real-time implementation of an efficient correlator for complementary sets of four sequences applied to ultrasonic pulse compression systems [J].
Alvarez, FJ ;
Hernández, A ;
Ureña, J ;
Mazo, M ;
García, JJ ;
Jiménez, JA ;
Jiménez, A .
MICROPROCESSORS AND MICROSYSTEMS, 2006, 30 (01) :43-51
[5]   FPGA implementation of a fuzzy controller for automobile DC-DC converters [J].
Alvarez, Jacobo ;
Lago, Alfonso ;
Nogueiras, Andres ;
Martinez-Penalver, Carlos ;
Marcos, Jorge ;
Doval, Jesus ;
Lopez, Oscar .
2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2006, :237-+
[6]  
[Anonymous], 2009, INT J ENG TECHNOLOGY
[7]  
[Anonymous], P 3 EUR C COMP VIS
[8]   FPGA-Based Direct Resistance and Capacitance Measurements [J].
Ares, Luis ;
Rodriguez-Andina, Juan J. ;
Farina, Jose .
IECON: 2009 35TH ANNUAL CONFERENCE OF IEEE INDUSTRIAL ELECTRONICS, VOLS 1-6, 2009, :2838-2839
[9]   Real-time field programmable gate array architecture for computer vision [J].
Arias-Estrada, M ;
Torres-Huitzil, C .
JOURNAL OF ELECTRONIC IMAGING, 2001, 10 (01) :289-296
[10]   Multi-DSP and -FPGA-Based Fully Digital Control System for Cascaded Multilevel Converters Used in FACTS Applications [J].
Atalik, Tevhid ;
Deniz, Mustafa ;
Koc, Erkan ;
Gercek, Cem Ozgur ;
Gultekin, Burhan ;
Ermis, Muammer ;
Cadirci, Isik .
IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2012, 8 (03) :511-527