Impact of mechanical stress on the electrical performance of 3D NAND

被引:7
|
作者
Kruv, A. [1 ,2 ]
Arreghini, A. [2 ]
Gonzalez, M. [2 ]
Verreck, D. [2 ]
Van den Bosch, G. [2 ]
De Wolf, I. [1 ,2 ]
Furnemont, A. [2 ]
机构
[1] Katholieke Univ Leuven, Dept Mat Sci, Leuven, Belgium
[2] IMEC, Leuven, Belgium
来源
2019 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) | 2019年
关键词
3D NAND; FLASH memory; mechanical stress; reliability; SI;
D O I
10.1109/irps.2019.8720410
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have developed a methodology for analyzing the impact of mechanical stress on the electrical performance of 3D NAND devices. The methodology relies on in-situ electrical characterization of 3D NAND flash memory under application of an external load with a nanoindenter. The forces applied in the experiment are converted to stress using finite element modeling and the obtained values are correlated with electrical characteristics. With this method, ION and IOFF degradation with compressive stress along the memory channel is demonstrated and compared for three types of channel materials: polysilicon full channel, single crystal silicon full channel, and polysilicon macaroni channel. TCAD simulations attribute the changes in ION and IOFF to mobility decrease and Shockley-Read-Hall generation rate increase under stress, respectively.
引用
收藏
页数:5
相关论文
共 50 条
  • [1] Impact of Process Sequence and Device Architecture on Mechanical Stress and Electrical Properties of 3-D Nand Flash
    Kim, Donghyun
    Nam, Kihoon
    Park, Chanyang
    You, Hyunseo
    Kim, Yunsu
    Park, Seongjo
    Baek, Rock-Hyun
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (09) : 5354 - 5360
  • [2] Impact of Mechanical Stress on 3-D NAND Flash Current Conduction
    Kruv, Anastasiia
    Arreghini, Antonio
    Verreck, Devin
    Gonzalez, Mario
    Van den Bosch, Geert
    De Wolf, Ingrid
    Rosmeulen, Maarten
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (11) : 4891 - 4896
  • [3] Mechanical stress in a tapered channel hole of 3D NAND flash memory
    Yoon, DongGwan
    Sim, JaeMin
    Song, YunHeub
    MICROELECTRONICS RELIABILITY, 2023, 143
  • [4] Impact of SiON tunnel layer composition on 3D NAND cell performance
    Breuil, L.
    Nyns, L.
    Banerjee, K.
    Palayam, S. Vadakupudhu
    Subirats, A.
    Richard, O.
    Conard, T.
    Van den Bosch, G.
    Furnemont, A.
    2019 IEEE 11TH INTERNATIONAL MEMORY WORKSHOP (IMW 2019), 2019, : 152 - 155
  • [5] A methodology for mechanical stress and wafer warpage minimization during 3D NAND fabrication
    Kruv, A.
    Gonzalez, M.
    Okudur, O. O.
    Spampinato, V
    Franquet, A.
    Palayam, S., V
    Arreghini, A.
    Van den Bosch, G.
    Rosmeulen, M.
    De Wolf, I
    MICROELECTRONIC ENGINEERING, 2022, 254
  • [6] Impact of Residual Stress on a Polysilicon Channel in Scaled 3D NAND Flash Memory
    Lee, Juyoung
    Yoon, Dong-Gwan
    Sim, Jae-Min
    Song, Yun-Heub
    ELECTRONICS, 2021, 10 (21)
  • [7] Optimization of Performance and Reliability in 3D NAND Flash Memory
    Ouyang, Yingjie
    Xia, Zhiliang
    Yang, Tao
    Shi, Dandan
    Zhou, Wenxi
    Huo, Zongliang
    IEEE ELECTRON DEVICE LETTERS, 2020, 41 (06) : 840 - 843
  • [8] Analysis of Mechanical Stress on Fowler-Nordheim Tunneling for Program Operation in 3D NAND Flash Memory
    Kim, Donghyun
    Nam, Kihoon
    Park, Chanyang
    You, Hyunseo
    Park, Min Sang
    Kim, Yunsu
    Park, Seongjo
    Baek, Rock-Hyun
    SOLID-STATE ELECTRONICS, 2024, 216
  • [9] Understanding the impact of polysilicon percolative conduction on 3D NAND variability
    Amoroso, Salvatore Maria
    Malavena, Gerardo
    Brown, Andrew R.
    Asenov, Plamen
    Lin, Xi-Wei
    Moroz, Victor
    Giulianini, Mattia
    Refaldi, David Gianluigi
    Compagnoni, Christian Monzio
    Spinelli, Alessandro Sottocornola
    2023 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, SISPAD, 2023, : 97 - 100
  • [10] Characterizing and Optimizing LDPC Performance on 3D NAND Flash Memories
    Li, Qiao
    Chen, Yu
    Wu, Guanyu
    Du, Yajuan
    Ye, Min
    Gan, Xinbiao
    Zhang, Jie
    Shen, Zhirong
    Shu, Jiwu
    Xue, Chun
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2024, 21 (03)