共 12 条
- [1] ALLSTOT DJ, 2004, RAD FREQ INT CIRC RF, P97
- [2] Amerasekera A., 2002, ESD SILICON INTEGRAT, V2nd
- [3] Barth JE, 2001, IEEE T ELECTRON PA M, V24, P99, DOI 10.1109/6104.930960
- [5] Chehrazi S, 2005, IEEE CUST INTEGR CIR, P801
- [7] HYVONEN S, 2005, P EOS ESD S, P9
- [8] Liao CF, 2005, IEEE CUST INTEGR CIR, P161
- [9] Maloney T., 1985, P EOS ESD S, P49
- [10] Investigation on different ESD protection strategies devoted to 3.3 V RF applications (2 Ghz) in a 0.18um CMOS process [J]. ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 2000, 2000, : 251 - 259