Investigation of Single Event Transient Effects in Junctionless Accumulation Mode MOSFET

被引:13
作者
Dubey, Avashesh [1 ]
Narang, Rakhi [1 ,2 ]
Saxena, Manoj [3 ]
Gupta, Mridula [1 ]
机构
[1] Univ Delhi, Dept Elect Sci, Semicond Device Res Lab, South Campus, New Delhi 110021, India
[2] Univ Delhi, Sri Venkateswara Coll, Dept Elect, New Delhi 110021, India
[3] Univ Delhi, Deen Dayal Upadhyaya Coll, Dept Elect, New Delhi 110078, India
关键词
MOSFET; Transient analysis; Single event transients; Doping; Logic gates; Junctionless; accumulation mode MOSFET; double gate; LET; single event transient; single event upset; radiation reliability; NUMERICAL-SIMULATION; BULK FINFETS; GATE; TRANSISTORS; DAMAGE;
D O I
10.1109/TDMR.2020.3014176
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The Junctionless Accumulation Mode Double Gate MOSFET (JAM DG MOSFET) is a promising novel architecture for future nano-scaled devices because of its outstanding electrical characteristics, e.g., lower subthreshold swing, lower drain induced barrier lowering, i.e., lower short channel effects and higher I-ON/I-OFF ratio. In this paper, a comprehensive analysis of the effects of single-event transient on JAM DG MOSFET has been performed using the sentaurus TCAD simulator. The result shows that the transient drain current peak obtained after the heavy-ion strike for JAM DG MOSFET is small at lower value linear energy transfer (LET) and high for the larger value of LET. Collected charge at different LET values has also been investigated. Moreover, the sensitive region of the device, e.g., source to channel junction, channel, and channel to drain junction has been studied. It has been found that the drain to channel junction is more sensitive to the linear energy than the channel and source to channel junction. The electrical characteristics have also been compared with JL DG MOSFET.
引用
收藏
页码:604 / 608
页数:5
相关论文
共 24 条
[1]  
[Anonymous], 2016, SENT TCAD MAN VERS H
[2]  
[Anonymous], 2011, PRINCIPLES SEMICONDU
[3]   Total-ionizing-dose effects in modern CMOS technologies [J].
Barnaby, H. J. .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (06) :3103-3121
[4]  
Bi J., 2013, P IEEE INT C SIGN PR, P1
[5]   Origin of Device Performance Enhancement of Junctionless Accumulation-Mode (JAM) Bulk FinFETs With High-κ Gate Spacers [J].
Choi, Ji Hun ;
Kim, Tae Kyun ;
Moon, Jung Min ;
Yoon, Young Gwang ;
Hwang, Byeong Woon ;
Kim, Dong Hyun ;
Lee, Seok-Hee .
IEEE ELECTRON DEVICE LETTERS, 2014, 35 (12) :1182-1184
[6]  
Colinge JP, 2010, NAT NANOTECHNOL, V5, P225, DOI [10.1038/NNANO.2010.15, 10.1038/nnano.2010.15]
[7]   Multigate transistors as the future of classical metal-oxide-semiconductor field-effect transistors [J].
Ferain, Isabelle ;
Colinge, Cynthia A. ;
Colinge, Jean-Pierre .
NATURE, 2011, 479 (7373) :310-316
[8]   Compact Model for Short-Channel Junctionless Accumulation Mode Double Gate MOSFETs [J].
Holtij, Thomas ;
Graef, Michael ;
Marie Hain, Franziska ;
Kloes, Alexander ;
Iniguez, Benjamin .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (02) :288-299
[9]   Revisited parameter extraction methodology for electrical characterization of junctionless transistors [J].
Jeon, D. -Y. ;
Park, S. J. ;
Mouis, M. ;
Berthome, M. ;
Barraud, S. ;
Kim, G. -T. ;
Ghibaudo, G. .
SOLID-STATE ELECTRONICS, 2013, 90 :86-93
[10]   First Demonstration of Junctionless Accumulation-Mode Bulk FinFETs With Robust Junction Isolation [J].
Kim, Tae Kyun ;
Kim, Dong Hyun ;
Yoon, Young Gwang ;
Moon, Jung Min ;
Hwang, Byeong Woon ;
Moon, Dong-Il ;
Lee, Gi Seong ;
Lee, Dong Wook ;
Yoo, Dong Eun ;
Hwang, Hae Chul ;
Kim, Jin Soo ;
Choi, Yang-Kyu ;
Cho, Byung Jin ;
Lee, Seok-Hee .
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (12) :1479-1481