A Parallel Implementation of MP3 Decoding Algorithm on Reconfigurable Computing Systems

被引：0
作者：
Yin, Chongyong [1 ]
Yin, Shouyi [1 ]
Wei, Shaojun [1 ]
机构：
[1] Tsinghua Univ, Inst Microelect, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China
来源：
2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM | 2008年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper describes a Reconfigurable Computing system, which consists of a general-purpose ARM processor and Reconfigurable Cells Array (RCA). A novel mapping mechanism which makes data-parallelism instructions operate on RCA has been proposed to map and implement MP3 audio decoding algorithm containing intrinsic data-parallelism operations. The communication interface between ARM processor and RCA is implemented efficiently using the standard ARM assembly language. With the standard ARM C Compiler, the hybrid decoding source files in which assembly language embedded are compiled to standard ARM machine instructions. The average decoding time of each frame is improved to 17.9ms, and enhanced approximately 10% to [1] which decoding time per frame is 20ms, when the sampling frequency and bit-rate are 44.1KHZ and 128kbps, respectively.
引用
收藏
页码：1506 / 1509
页数：4
相关论文
共 7 条
  • [1] CHEN WW, 2007, J CHINESE COMPUTER S, V28, P950
  • [2] Du H, 2003, DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P144
  • [3] Configurable computing: The catalyst for high-performance architectures
    Ebeling, C
    Cronquist, DC
    Franklin, P
    [J]. IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 1997, : 364 - 372
  • [4] HAUSER JR, 1997, P IEEE S FPGAS CUST
  • [5] SAKAMOTO T, 1999, IEEE T CONSUMER ELEC, V45
  • [6] MorphoSys:: An integrated reconfigurable system for data-parallel and computation-intensive applications
    Singh, H
    Lee, MH
    Lu, GM
    Kurdahi, FJ
    Bagherzadeh, N
    Chaves, EM
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (05) : 465 - 481
  • [7] VIRTEX FAMILY FPGAS
1