Performance Optimization of FBAR Filters with Wafer-Level Chip-Scale Package Using Embedded Matching Inductors on Multilayer PCB

被引:1
|
作者
Yu, Huaiqiang [1 ]
Wang, Xi [1 ]
Peng, Xiao [1 ]
Zhang, Lei [1 ]
Jiang, Pingying [1 ]
Zhao, Xuemei [1 ]
Deng, Like [1 ]
Ma, Jinyi [1 ]
机构
[1] Sichuan Inst Piezoelect & Acoustoopt Technol, Chongqing 400060, Peoples R China
来源
2022 IEEE MTT-S INTERNATIONAL MICROWAVE WORKSHOP SERIES ON ADVANCED MATERIALS AND PROCESSES FOR RF AND THZ APPLICATIONS, IMWS-AMP | 2022年
关键词
Film bulk acoustic resonator (FBAR) filter; wafer-level chip-scale package (WL-CSP); embedded inductor; front-end module (FEM);
D O I
10.1109/IMWS-AMP54652.2022.10106859
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work presents an embedded matching scheme on the multilayer print circuit board (PCB) for film bulk acoustic resonator (FBAR) filters with wafer-level chip-scale package (WL-CSP), which are widely used in front-end modules (FEMs) for mobile communication. The matching inductors connected in parallel to ground with different inductance are designed and integrated into the middle layer of PCB. For the S-band WL-CSP FBAR filter, the simulation and measurement results show that the matching inductance of 7 nH can achieve a good in-band and out-of-band response. According to the test results, the insertion loss is 2.3 dB and the return loss is -16.4 dB at the working center frequency of 2069 MHz, while the out- of-band rejection is more than 40 dB. The embedded matching inductor of 7 nH has a compact size of similar to 2 mm2. This technique has the characteristics of miniaturization, high flexibility and easy integration, which realizes the performance optimization of the WL-CSP FBAR filter.
引用
收藏
页数:3
相关论文
共 50 条
  • [1] Comparison of compact on-chip inductors embedded in wafer-level package
    Itoi, K
    Sato, M
    Okada, K
    Masu, K
    Ito, T
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1578 - 1583
  • [2] A 5.2 GHz CMOS low noise amplifier with high-Q inductors embedded in wafer-level chip-scale package
    Fukuda, Satoshi
    Ito, Hiroyuki
    Itoi, Kazuhisa
    Sato, Masakazu
    Ito, Tatsuya
    Yamauchi, Ryozo
    Okada, Kenichi
    Masu, Kazuya
    2007 IEEE INTERNATIONAL WORKSHOP ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY, PROCEEDINGS: ENABLING TECHNOLOGIES FOR EMERGING WIRELESS SYSTEMS, 2007, : 34 - +
  • [3] Wafer-Level Assembly of Physics Package for Chip-Scale Atomic Clocks
    Guo, Ping
    Meng, Hongling
    Dan, Lin
    Zhao, Jianye
    IEEE SENSORS JOURNAL, 2022, 22 (07) : 6387 - 6398
  • [4] On-chip high-Q inductor using wafer-level chip-scale package technology
    Yang, Hsueh-An
    Wang, Chen-Chao
    Zheng, Po-Jen
    Wang, Wei-Chung
    2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 173 - 176
  • [5] Test Cost Reduction Methodology for InFO Wafer-Level Chip-Scale Package
    Wang, Kai-Li
    Lin, Bing-Yang
    Wu, Cheng-Wen
    Lee, Mincent
    Chen, Hao
    Lin, Hung-Chih
    Peng, Ching-Nen
    Wang, Min-Jer
    IEEE DESIGN & TEST, 2017, 34 (03) : 50 - 58
  • [6] On-chip high-Q variable inductor using wafer-level chip-scale package technology
    Okada, Kenichi
    Sugawara, Hirotaka
    Ito, Hiroyuki
    Itoi, Kazuhisa
    Sato, Masakazu
    Abe, Hiroshi
    Ito, Tatsuya
    Masu, Kazuya
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (09) : 2401 - 2406
  • [7] Through-substrate trenches for RF isolation in wafer-level chip-scale package
    Sinaga, SM
    Polyakov, A
    Bartek, M
    Burghartz, JN
    6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 13 - 17
  • [8] Wafer-level chip-scale package favors small-form-factor ASICS
    Allan, Roger
    Electronic Design, 2004, 52 (09)
  • [9] Microstrip silicon-MEMS package for wafer-level chip-scale microwave packaging
    Lee, H.-Y. (hylee@ajou.ac.kr), 1600, Japan Society of Applied Physics (42):
  • [10] Microstrip silicon-MEMS package for wafer-level chip-scale microwave packaging
    Lee, HY
    Kwon, YS
    Song, YT
    Park, JY
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (9A): : 5531 - 5535