共 50 条
- [1] Comparison of compact on-chip inductors embedded in wafer-level package 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1578 - 1583
- [2] A 5.2 GHz CMOS low noise amplifier with high-Q inductors embedded in wafer-level chip-scale package 2007 IEEE INTERNATIONAL WORKSHOP ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY, PROCEEDINGS: ENABLING TECHNOLOGIES FOR EMERGING WIRELESS SYSTEMS, 2007, : 34 - +
- [4] On-chip high-Q inductor using wafer-level chip-scale package technology 2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 173 - 176
- [7] Through-substrate trenches for RF isolation in wafer-level chip-scale package 6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 13 - 17
- [9] Microstrip silicon-MEMS package for wafer-level chip-scale microwave packaging Lee, H.-Y. (hylee@ajou.ac.kr), 1600, Japan Society of Applied Physics (42):
- [10] Microstrip silicon-MEMS package for wafer-level chip-scale microwave packaging JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (9A): : 5531 - 5535