VCO-BASED CONTINUOUS-TIME SIGMA DELTA ADC BASED ON A DUAL-VCO-QUANTIZER-LOOP STRUCTURE

被引:3
作者
Xu, Z. T. [1 ]
Zhang, X. L. [1 ]
Chen, J. Z. [1 ]
Hu, S. G. [1 ]
Yu, Q. [1 ]
Liu, Y. [1 ]
Lim, W. M. [2 ]
机构
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Peoples R China
[2] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
关键词
CT sigma delta ADC; dual VCO quantizer loops; VCO based; DYNAMIC-RANGE; BANDWIDTH; MODULATOR; 12-BIT;
D O I
10.1142/S0218126613400136
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper explores a continuous time (CT) sigma delta (Sigma Delta) analog-to-digital converter (ADC) based on a dual-voltage-controlled oscillator (VCO)-quantizer-loop structure. A third-order fiter is adopted to reduce quantization noise and VCO nonlinearity. Even-order harmonics of VCO are significantly reduced by the proposed dual-VCO-quantizer-loop structure. The prototype with 10 MHz bandwidth and 400 MHz clock rate is designed using a 0.18 mu m RF CMOS process. Simulation results show that the signal-to-noise ratio and signal-to-noise distortion ratio (SNDR) are 76.9 and 76 dB, respectively, consuming 37 mA at 1.8 V. The key module of the ADC, which is a 4-bit VCO-based quantizer, can convert the voltage signal into a frequency signal and quantize the corresponding frequency to thermometer codes at 400 MS/s.
引用
收藏
页数:9
相关论文
共 16 条
  • [1] Clock jitter and quantizer metastability in continuous-time delta-sigma modulators
    Cherry, JA
    Snelgrove, WM
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (06) : 661 - 676
  • [2] Excess loop delay in continuous-time delta-sigma modulators
    Cherry, JA
    Snelgrove, WM
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (04) : 376 - 389
  • [3] Kim JW, 2006, IEEE INT SYMP CIRC S, P3934
  • [4] Analysis and Design of Voltage-Controlled Oscillator Based Analog-to-Digital Converter
    Kim, Jaewook
    Jang, Tae-Kwang
    Yoon, Young-Gyu
    Cho, SeongHwan
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (01) : 18 - 30
  • [5] Analysis of multistage amplifier-frequency compensation
    Leung, K.N.
    Mok, P.K.T.
    [J]. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 2001, 48 (09): : 1041 - 1056
  • [6] Miller M, 2004, U.S. Patent, Patent No. [6 700 520, 6700520]
  • [7] A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB
    Mitteregger, Gerhard
    Ebner, Christian
    Mechnig, Stephan
    Blon, Thomas
    Holuigue, Christophe
    Romani, Ernesto
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (12) : 2641 - 2649
  • [8] Norsworthy S. R., 1997, DELTA SIGMA DATA CON, P152
  • [9] A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time ΔΣ ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 μm CMOS
    Park, Matthew
    Perrott, Michael H.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) : 3344 - 3358
  • [10] Razavi B., 2009, DESIGN ANALOG CMOS I, P369