Novel Dual-Metal Junctionless Nanotube Field-Effect Transistors for Improved Analog and Low-Noise Applications

被引:27
作者
Goel, Anubha [1 ]
Rewari, Sonam [2 ]
Verma, Seema [3 ]
Gupta, R. S. [1 ]
机构
[1] GGSIPU, Maharaja Agrasen Inst Technol, Dept Elect & Commun Engn, New Delhi, India
[2] Delhi Tech Univ, Dept Elect & Commun Engn, New Delhi, India
[3] Banasthali Vidyapith, Dept Elect, Banasthali 304022, Rajasthan, India
关键词
Nanotube; dual-metal; junctionless; analog; MOSFET; short channel effects (SCE); INDUCED DRAIN LEAKAGE; GATE; MOSFET; PERFORMANCE; INSIGHT; FET;
D O I
10.1007/s11664-020-08541-9
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Dual-metal junctionless nanotube field-effect transistors (DMJN-TFETs) for improvised analog and digital applications are described. It has been realized that, compared with existing junctionless nanowire FETs, in particular, junctionless-gate all around (J-GAA) metal oxide semiconductors (MOS) FETs, dual-metal junctionless-gate all around (DMJ-GAA) MOSFETs, and junctionless nanotube (JN) FETs, DMJN-TFET MOSFETs exhibit higher I-ds, g(m), g(d) and f(T) compared with the JNFETs, making it a favorable device for high-frequency analog FET applications. DMJN TFETs exhibit a surpassing I-ON/I-OFF ratio, with the subthreshold slope approaching the ideal values, a mitigated device channel resistance (R-ch), advanced early voltage (V-EA), a higher transconductance generation factor, maximum transducer power gain, unilateral power gain, and minimized noise conductivity and noise figure. Also, the small signal metrics including the transmission coefficients (S-21 and S-12) and reflection coefficients (S-11 and S-22) have been investigated to authenticate the small signal conduct of our device. These improvised characteristics make a DMJN-TFET the most suitable device design for both digital and analog applications employing FETs.
引用
收藏
页码:108 / 119
页数:12
相关论文
共 41 条
[31]   Insight into Lateral Band-to-Band-Tunneling in Nanowire Junctionless FETs [J].
Sahay, Shubham ;
Kumar, Mamidala Jagadesh .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (10) :4138-4142
[32]   Controlling L-BTBT and Volume Depletion in Nanowire JLFETs Using Core-Shell Architecture [J].
Sahay, Shubham ;
Kumar, Mamidala Jagadesh .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (09) :3790-3794
[33]  
Saurabh S., 2016, Fundamentals of Tunnel Field-Effect Transistors
[34]   CALCULATED THRESHOLD-VOLTAGE CHARACTERISTICS OF AN XMOS TRANSISTOR HAVING AN ADDITIONAL BOTTOM GATE [J].
SEKIGAWA, T ;
HAYASHI, Y .
SOLID-STATE ELECTRONICS, 1984, 27 (8-9) :827-828
[35]  
Singh N, 2006, IEDM, V12, P548
[36]  
Taur Y, 1998, FUNDAMENTALS MODERN, P24
[37]  
Tekleab D., 2012, U.S.Patent, Patent No. [0 217 468, 0217468]
[38]   Device Performance of Silicon Nanotube Field Effect Transistor [J].
Tekleab, Daniel .
IEEE ELECTRON DEVICE LETTERS, 2014, 35 (05) :506-508
[39]  
Timp G., 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318), P55, DOI 10.1109/IEDM.1999.823845
[40]  
Tsormpatzoglou A., 2009, SEMICOND SCI TECH