共 12 条
- [1] Review and Comparison of Lightweight Modifications of the AES Cipher for a Network of Low-Power Devices Automatic Control and Computer Sciences, 2022, 56 : 994 - 1006
- [3] AESware: Developing AES-enabled low-power multicore processors leveraging open RISC-V cores with a shared lightweight AES accelerator ENGINEERING SCIENCE AND TECHNOLOGY-AN INTERNATIONAL JOURNAL-JESTECH, 2024, 60
- [4] A Low-Overhead Countermeasure against Differential Power Analysis for AES Block Cipher APPLIED SCIENCES-BASEL, 2021, 11 (21):
- [5] Correlated Power Noise Generator as a Low Cost DPA Countermeasures to Secure Hardware AES Cipher 2009 3RD INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS (SCS 2009), 2009, : 341 - +
- [6] Low-power and area-optimized VLSI implementation of AES coprocessor for Zigbee system Journal of China Universities of Posts and Telecommunications, 2009, 16 (03): : 89 - 94
- [8] Design of Efficient AES Architecture for Secure ECG Signal Transmission for Low-power IoT Applications PROCEEDINGS OF THE 2020 30TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA), 2020, : 29 - 34
- [9] Low-Power Implementation of a High-Throughput Multi-core AES Encryption Architecture APCCAS 2020: PROCEEDINGS OF THE 2020 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2020), 2020, : 74 - 77
- [10] Low Power Circuit Architecture of AES Crypto Module for Wireless Sensor Network PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 8, 2005, 8 : 146 - 150