Effects of Pad Temperature on the Chemical Mechanical Polishing of Tungsten

被引:9
作者
Kim, Hong Jin [1 ]
Ahn, Si-Gyung [1 ]
Qin, Liqiao [1 ]
Koli, Dinesh [1 ]
Govindarajulu, Venugopal [1 ]
Moon, Yongsik [1 ]
机构
[1] GLOBALFOUNDRIES, Malta, NY 12020 USA
关键词
CMP; INTEGRATION; REMOVAL;
D O I
10.1149/2.0071410jss
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this study, the effects of pad temperature on the chemical mechanical polishing (CMP) of tungsten were investigated. During polishing, the pad temperature was monitored and the removal rate behavior with respect to the pad temperature evolution was explored. The pad temperature was increased during tungsten CMP, and the tungsten removal rate increased accordingly. Further, it was found that the two had a strong correlation. Although tetraethyl orthosilicate (TEOS) polishing experiment showed that the pad temperature increased similarly under various experimental conditions, the TEOS removal rate did not change for all conditions. A novel pad-cooling nozzle effectively reduced the pad temperature during tungsten polishing and influenced the tungsten removal rate drop. Table motor current monitoring revealed that friction forces were almost identical under all experimental conditions for tungsten polishing regardless of the application of pad cooling. On the basis of pad temperature and table motor current data, it was clear that the tungsten removal rate was determined by temperature, indicating that the tungsten removal mechanism was mostly driven by a chemical reaction. Further, the pad cooling function can be used to control the tungsten removal rate effectively, resulting in a stable tungsten CMP process. (C) 2014 The Electrochemical Society. All rights reserved.
引用
收藏
页码:P310 / P314
页数:5
相关论文
共 20 条
  • [1] Chemical Mechanical Polishing of Selective Epitaxial Grown Germanium on Silicon
    Cai, Yan
    Yu, Wei
    Kimerling, Lionel C.
    Michel, Jurgen
    [J]. ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2014, 3 (02) : P5 - P9
  • [2] ILD0 CMP: Technology Enabler for High K Metal Gate in High Performance Logic Devices
    Diao, Jie
    Leung, Garlen
    Qian, Jun
    Cui, Sean
    Iyer, Anand
    Lee, Chris
    Chandrasekaran, Balaji
    Osterheld, Thomas
    Karuppiah, Lakshmanan
    [J]. 2010 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2010, : 247 - 250
  • [3] CMP Solutions for the Integration of High-K Metal Gate Technologies
    Dysard, J. M.
    Brusic, V.
    Feeney, P.
    Grumbine, S.
    Moeggenborg, K.
    Whitener, G.
    Ward, W. J.
    Burns, G.
    Choi, K.
    [J]. CHEMICAL MECHANICAL POLISHING 11, 2010, 33 (10): : 77 - 89
  • [4] Frank M. M, 2011, SOL STAT DEV RES C E, P25
  • [5] High-performance interconnects: An integration overview
    Havemann, RH
    Hutchby, JA
    [J]. PROCEEDINGS OF THE IEEE, 2001, 89 (05) : 586 - 601
  • [6] Hoffman T. Y., 2010, SOLID STATE TECHNOL, V53, P20
  • [7] Process development of high-k metal gate aluminum CMP at 28 nm technology node
    Hsien, Y. H.
    Hsu, H. K.
    Tsai, T. C.
    Lin, Welch
    Huang, R. P.
    Chen, C. H.
    Yang, C. L.
    Wu, J. Y.
    [J]. MICROELECTRONIC ENGINEERING, 2012, 92 : 19 - 23
  • [8] CMP Process Control for Advanced CMOS Device Integration
    Huey, Sidney
    Chandrasekaran, Balaji
    Bennett, Doyle
    Tsai, Stan
    Xu, Kun
    Qian, Jun
    Dhandapani, Siva
    David, Jeff
    Swedek, Bogdan
    Karuppiah, Lakshmanan
    [J]. CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 543 - 552
  • [9] Jiyoung Kim, 2008, S VLSI TECHN JUN 17, P122
  • [10] CHEMICAL-MECHANICAL POLISHING FOR FABRICATING PATTERNED W METAL FEATURES AS CHIP INTERCONNECTS
    KAUFMAN, FB
    THOMPSON, DB
    BROADIE, RE
    JASO, MA
    GUTHRIE, WL
    PEARSON, DJ
    SMALL, MB
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1991, 138 (11) : 3460 - 3465