共 20 条
- [2] ILD0 CMP: Technology Enabler for High K Metal Gate in High Performance Logic Devices [J]. 2010 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2010, : 247 - 250
- [3] CMP Solutions for the Integration of High-K Metal Gate Technologies [J]. CHEMICAL MECHANICAL POLISHING 11, 2010, 33 (10): : 77 - 89
- [4] Frank M. M, 2011, SOL STAT DEV RES C E, P25
- [5] High-performance interconnects: An integration overview [J]. PROCEEDINGS OF THE IEEE, 2001, 89 (05) : 586 - 601
- [6] Hoffman T. Y., 2010, SOLID STATE TECHNOL, V53, P20
- [8] CMP Process Control for Advanced CMOS Device Integration [J]. CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 543 - 552
- [9] Jiyoung Kim, 2008, S VLSI TECHN JUN 17, P122