SiGe Analog AGC Circuit for an 802.11a WLAN Direct Conversion Receiver

被引:20
作者
Alegre, J. P. [1 ]
Celma, S. [1 ]
Calvo, B. [1 ]
Fiebig, N. [2 ]
Haider, S. [2 ]
机构
[1] Univ Zaragoza, Elect Design Grp 13A, E-50009 Zaragoza, Spain
[2] IHP GmbH, Circuit Design Dept, D-15236 Frankfurt, Oder, Germany
关键词
Bipolar complementary metal-oxide-semiconductor (BiCMOS) integrated circuits; feedforward systems; gain control; peak detector; variable gain amplifier (VGA); wireless local-area network (WLAN); DESIGN;
D O I
10.1109/TCSII.2008.2010173
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief presents a baseband automatic gain control (AGC) circuit for an IEEE 802.11a wireless local area network (WLAN) direct conversion receiver. The whole receiver is to be fully integrated in a low-cost 0.25-mu m 75-GHz SiGe bipolar complementary metal-oxide-semiconductor (BiCMOS) process; thus, the AGC has been implemented in this technology by employing newly designed cells, such as a linear variable gain amplifier (VGA) and a fast-settling peak detector. Due to the stringent settling-time constraints of this system, a feedforward gain control architecture is proposed to achieve fast convergence. The proposed AGC is composed of two coarse-gain stages and a fine-gain stage, with a feedforward control loop for each stage. It converges with a gain error of below +/- 1 dB in less than 3.2 mu s, whereas the power and area consumption are 13.75 mW and 0.225 mm(2), respectively.
引用
收藏
页码:93 / 96
页数:4
相关论文
共 9 条
[1]   Design of a novel envelope detector for fast-settling circuits [J].
Alegre, J. P. ;
Celma, Santiago ;
Calvo, Belen ;
del Pozo, Jose Maria Garcia .
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (01) :4-9
[2]  
[Anonymous], 1999, IEEE Std. 802.11a
[3]  
CALVO B, 2008, IEEE T CIRCUITS SYST, V55, P1
[4]  
GILBERT B, 1995, ELECT LAB ADV ENG CO
[5]   Analog AGC circuitry for a CMOS WLAN receiver [J].
Jeon, Okjune ;
Fox, Robert M. ;
Myers, Brent A. .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (10) :2291-2300
[6]   On the design of constant settling time AGC circuits [J].
Khoury, JM .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1998, 45 (03) :283-294
[7]  
LIU SI, 1994, IEEE J SOLID-ST CIRC, V29, P750
[8]   A 40-200 MHz programmable 4th-order Gm-C filter with auto-tuning system [J].
Otin, A. ;
Celma, S. ;
Aldea, C. .
ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, :214-217
[9]   A 5-GHz CMOS transceiver for IEEE 802.11a wireless LAN systems [J].
Zargari, M ;
Su, DK ;
Yue, CP ;
Rabii, S ;
Weber, D ;
Kaczynski, BJ ;
Mehta, SS ;
Singh, K ;
Mendis, S ;
Wooley, BA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) :1688-1694