An efficient finite-domain constraint solver for circuits

被引:22
作者
Parthasarathy, G [1 ]
Iyer, MK [1 ]
Cheng, KT [1 ]
Wang, LC [1 ]
机构
[1] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA
来源
41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004 | 2004年
关键词
design verification; decision procedures; Boolean satisfiability; integer linear programming; bit-vector arithmetic;
D O I
10.1145/996566.996628
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a novel hybrid finite-domain constraint solving engine for RTL circuits. We describe how DPLL search is modified for search in combined integer and Boolean domains by using efficient finite-domain constraint propagation. This enables efficient combination of Boolean SAT and linear integer arithmetic solving techniques. We automatically use control and data-path abstraction in RTL descriptions. We use conflict-based learning using the variables on the boundary of control and data-path for additional performance benefits. Finally, we analyze the hybrid constraint solver experimentally using some example circuits.
引用
收藏
页码:212 / 217
页数:6
相关论文
共 8 条
  • [1] Chaff: Engineering an efficient SAT solver
    Moskewicz, MW
    Madigan, CF
    Zhao, Y
    Zhang, LT
    Malik, S
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 530 - 535
  • [2] A fast pseudo-Boolean constraint solver
    Chai, D
    Kuehlmann, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (03) : 305 - 317
  • [3] Domain Dependent Parameter Setting in SAT Solver Using Machine Learning Techniques
    Beskyd, Filip
    Surynek, Pavel
    AGENTS AND ARTIFICIAL INTELLIGENCE, ICAART 2022, 2022, 13786 : 169 - 200
  • [4] EHSAT: An efficient RTL satisfiability solver using an extended DPLL procedure
    Deng, Shujun
    Bian, Jinian
    Wu, Weimin
    Yang, Xiaoqing
    Zhao, Yanni
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 588 - +
  • [5] fbSAT: Automatic Inference of Minimal Finite-State Models of Function Blocks Using SAT Solver
    Chukharev, Konstantin
    Chivilikhin, Daniil
    IEEE ACCESS, 2022, 10 : 131592 - 131610
  • [6] Power-Efficient Clustering in Wireless Sensor Networks under Coverage Constraint
    Chamam, Ali
    Pierre, Samuel
    2008 4TH IEEE INTERNATIONAL CONFERENCE ON WIRELESS AND MOBILE COMPUTING, NETWORKING AND COMMUNICATIONS (WIMOB), 2008, : 460 - 465
  • [7] Scheduling of Iterative Algorithms with Matrix Operations for Efficient FPGA Design—Implementation of Finite Interval Constant Modulus Algorithm
    Přemysl Šůcha
    Zdeněk Hanzálek
    Antonín Heřmánek
    Jan Schier
    The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 2007, 46 : 35 - 53
  • [8] Scheduling of iterative algorithms with matrix operations for efficient FPGA design-implementation of finite interval constant modulus algorithm
    Sucha, Premysl
    Hanzalek, Zdenek
    Hermanek, Antonin
    Schier, Jan
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2007, 46 (01): : 35 - 53