A Digital Phase-Locked Loop With Background Supply Voltage Sensitivity Minimization

被引：9
|
作者：
Tien, Che-Wei [1 ,2 ]
Liu, Shen-Iuan [1 ,2 ]
机构：
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 2018年 / 65卷 / 06期
关键词：
Phase-locked loop; background; minimization; supply noise; frequency subtractor; supply voltage sensitivity; RING OSCILLATOR; PLL;
D O I：
10.1109/TCSI.2017.2769721
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A digital phase-locked loop (DPLL) with the background supply voltage sensitivity minimization is presented. By using a frequency subtractor, a digital supply voltage sensitivity controller can suppress the supply voltage sensitivity of a DPLL. This DPLL is fabricated in 40-nm CMOS technology. Its active area is 0.006 mm(2) where the supply voltage sensitivity controller occupies about 20%. The power consumption is 9.34 mW from a supply of 1.1 V wherein the supply voltage sensitivity controller consumes 840 mu W. The output frequency of the DPLL is 5 GHz with a divider ratio of 64. The minimum measured supply voltage sensitivity is -0.0044[%-f(VCO)/%-V-DD]. With a 50-mV(PP), 100-kHz sinusoidal supply noise, the peak-to-peak jitter is reduced from 41.48 to 23.15 ps, and the rms jitter is reduced from 7.26 to 3.47 ps.
引用
收藏
页码：1830 / 1839
页数：10
相关论文
共 50 条
  • [41] OPTIMUM LSI IMPLEMENTATION FOR A DIGITAL PHASE-LOCKED LOOP
    LEUNG, WC
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1978, 25 (04): : 222 - 228
  • [42] A Background KDCO Compensation Technique for Constant Bandwidth in All-Digital Phase-Locked Loop
    Lee, Sung-Pah
    Cho, SeongHwan
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 3401 - 3404
  • [43] Phase Error Analysis of Phase-locked Loop under Voltage Perturbation
    Hou, Chuanchuan
    Zhu, Miao
    Li, Zhengzhao
    Cai, Xu
    2019 IEEE 4TH INTERNATIONAL FUTURE ENERGY ELECTRONICS CONFERENCE (IFEEC), 2019,
  • [44] A DIGITAL PHASE-LOCKED LOOP FOR GENERATING FREQUENCY DISCRIMINATING DIGITAL WORDS
    SAHA, AR
    MAZUMDER, BC
    PROCEEDINGS OF THE IEEE, 1982, 70 (02) : 200 - 201
  • [45] Phase-domain all-digital phase-locked loop
    Staszewski, RB
    Balsara, PT
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2005, 52 (03) : 159 - 163
  • [46] PRECISE DIGITAL PHASE-SHIFTER USING A PHASE-LOCKED LOOP
    AUSTIN, J
    FORREST, JR
    ELECTRONICS LETTERS, 1978, 14 (08) : 254 - 255
  • [47] A Fractional ΔΣ Phase-to-Digital Converter for Digitizing a Phase-Locked Loop
    Zheng, Shufeng
    Kostamovaara, Juha
    Filiol, Norm
    Riley, Tom
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [48] DIGITAL CLOCK PHASE-SHIFTER WITHOUT A PHASE-LOCKED LOOP
    COOK, J
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1993, 40 (04): : 278 - 283
  • [49] A single capacitor loop filter phase-locked loop with frequency voltage converter
    Jeong-hoon Nam
    Young-Shig Choi
    Moon G. Joo
    Analog Integrated Circuits and Signal Processing, 2013, 74 : 193 - 201
  • [50] The Core Chip Design of Fast Locked All Digital Phase-locked Loop
    Zhu, Yaqing
    Tang, Lu
    2019 IEEE 4TH INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2019), 2019, : 85 - 89
12345