A Digital Phase-Locked Loop With Background Supply Voltage Sensitivity Minimization

被引：9

作者：

Tien, Che-Wei ^{[1
,2
]}

Liu, Shen-Iuan ^{[1
,2
]}

机构：

[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan

[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS | 2018年 / 65卷 / 06期

关键词：

Phase-locked loop; background; minimization; supply noise; frequency subtractor; supply voltage sensitivity; RING OSCILLATOR; PLL;

D O I：

10.1109/TCSI.2017.2769721

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A digital phase-locked loop (DPLL) with the background supply voltage sensitivity minimization is presented. By using a frequency subtractor, a digital supply voltage sensitivity controller can suppress the supply voltage sensitivity of a DPLL. This DPLL is fabricated in 40-nm CMOS technology. Its active area is 0.006 mm(2) where the supply voltage sensitivity controller occupies about 20%. The power consumption is 9.34 mW from a supply of 1.1 V wherein the supply voltage sensitivity controller consumes 840 mu W. The output frequency of the DPLL is 5 GHz with a divider ratio of 64. The minimum measured supply voltage sensitivity is -0.0044[%-f(VCO)/%-V-DD]. With a 50-mV(PP), 100-kHz sinusoidal supply noise, the peak-to-peak jitter is reduced from 41.48 to 23.15 ps, and the rms jitter is reduced from 7.26 to 3.47 ps.

引用

页码：1830 / 1839

页数：10

共 50 条

[21] DIGITAL NEURON MODEL USING DIGITAL PHASE-LOCKED LOOP
TOKUNAGA, M
SASASE, I
MORI, S
IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (03): : 615 - 621
[22] GATE AND COUNTER CHECK PHASE-LOCKED LOOP SENSITIVITY
DUDEK, MJ
ELECTRONICS, 1977, 50 (19): : 133 - &
[23] The stationary phase error distribution of a digital phase-locked loop
Skiller, G
Huang, D
IEEE TRANSACTIONS ON COMMUNICATIONS, 2000, 48 (06) : 925 - 927
[24] A phase-locked loop
Shahruz, SM
REVIEW OF SCIENTIFIC INSTRUMENTS, 2001, 72 (03): : 1888 - 1892
[25] PHASE-LOCKED LOOP
MCLEAN, D
CONTROL, 1967, 11 (109): : 339 - &
[26] DETERMINATION OF THE TOLERABLE PHASE JITTER IN A DIGITAL PHASE-LOCKED LOOP
BARTEL, W
FREQUENZ, 1979, 33 (02) : 51 - 57
[27] NEW DUAL DIGITAL PHASE-LOCKED LOOP.
Yamasaki, Shoichiro
Nakagawa, Masao
Tsunogae, Toshio
Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 1986, 69 (05): : 67 - 74
[28] A digital phase-locked loop based LLRF system
Fu, Xiaoliang
Fong, Ken
Yin, Zhiguo
Zheng, Qiwen
Au, Thomas
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2020, 962
[29] Verifying Global Convergence for a Digital Phase-Locked Loop
Wei, Jijie
Peng, Yan
Yu, Ge
Greenstreet, Mark
2013 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), 2013, : 113 - 120
[30] Intelligent phase-locked loop for digital network synchronization
Zhang, Qingnan
Zhao, Xin
Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University, 1991, 25 (05): : 91 - 98

← 1 2 3 4 5 →