Built-in self-test methodology for A/D converters

被引:27
作者
deVries, R
Zwemstra, T
Bruls, EMJG
Regtien, PPL
机构
来源
EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS | 1997年
关键词
A/D converter; mixed-signal test; BIST; statistical fault analysis;
D O I
10.1109/EDTC.1997.582382
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A (partial) Built-In Self-Test (BIST) methodology is proposed for analog to digital (A/D) converters. In this methodology the number of bits of the A/D converter that needs to be monitored externally in a test is reduced. This reduction depends, among other things, on the frequency of the applied test signal. At low test signal frequencies only the least significant bit (LSB) needs To be monitored and a ''full'' BIST becomes feasible. An analysis is made of the trade-off between the size of the on-chip test circuitry and the accuracy of this BIST technique.
引用
收藏
页码:353 / 358
页数:6
相关论文
共 50 条
  • [41] A Programmable Online/Off-line Built-In Self-Test Scheme for RAMs with ECC
    Lu, Hsing-Chen
    Li, Jin-Fu
    [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1997 - 2000
  • [42] A low-cost built-in self-test for CP-PLL based on TDC
    Xia, Lanhua
    Wu, Jianhui
    Cai, Zhikuang
    Zhang, Meng
    Ji, Xincun
    [J]. IEICE ELECTRONICS EXPRESS, 2014, 11 (10):
  • [43] An ISO 26262 compliant built-in self-test for 77 GHz automotive radar sensors\
    Schnabel, Raik
    Steinbuch, Dirk
    Weigel, Robert
    [J]. 2013 10TH EUROPEAN RADAR CONFERENCE (EURAD), 2013, : 216 - 219
  • [44] Built-in Self-Test Design for Fault Detection of MUXFXs in SRAM-based FPGAs
    Hong, Sheng
    Tao, Wenhui
    Qi, Yunping
    Gao, Cheng
    Xiaozhang, Liu
    Huang, Jiaoying
    Zhang, Dong
    [J]. QUANTUM, NANO, MICRO AND INFORMATION TECHNOLOGIES, 2011, 39 : 220 - +
  • [45] Generalized Binary Tent-Maps for Built-in Self-Test for Wearable Medical Devices
    Teodorescu, Horia-Nicolai L.
    [J]. 2015 E-HEALTH AND BIOENGINEERING CONFERENCE (EHB), 2015,
  • [46] Micro Accelerometer Built-In Self-Test and Calibration Using Genetic Algorithm and Interpolation Method
    Ahmed, Anwer Sabah
    AL-Gayem, Qais
    [J]. 2022 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS (ICSE 2022), 2022, : 49 - 52
  • [47] Utilization of on-line (concurrent) checkers during built-in self-test and vice versa
    Gupta, SK
    Pradhan, DK
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (01) : 63 - 73
  • [48] Test power and area optimized logic built-in self-test with higher fault coverage for automobile SoCs
    Shivakumar, Vishnupriya
    Senthilpari, C.
    Yusoff, Zubaida
    [J]. MICROELECTRONICS JOURNAL, 2022, 124
  • [49] Simultaneous Static Testing of A/D and D/A Converters Using a Built-in Structure
    Kim, Incheol
    Jang, Jaewon
    Son, HyeonUk
    Park, Jaeseok
    Kang, Sungho
    [J]. ETRI JOURNAL, 2013, 35 (01) : 109 - 119
  • [50] A 10 Gsps 8 bit digital-to-analog converter with a built-in self-test circuit
    周磊
    吴旦昱
    江帆
    金智
    刘新宇
    [J]. Journal of Semiconductors, 2013, (12) : 101 - 105