Built-in self-test methodology for A/D converters

被引:27
作者
deVries, R
Zwemstra, T
Bruls, EMJG
Regtien, PPL
机构
来源
EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS | 1997年
关键词
A/D converter; mixed-signal test; BIST; statistical fault analysis;
D O I
10.1109/EDTC.1997.582382
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A (partial) Built-In Self-Test (BIST) methodology is proposed for analog to digital (A/D) converters. In this methodology the number of bits of the A/D converter that needs to be monitored externally in a test is reduced. This reduction depends, among other things, on the frequency of the applied test signal. At low test signal frequencies only the least significant bit (LSB) needs To be monitored and a ''full'' BIST becomes feasible. An analysis is made of the trade-off between the size of the on-chip test circuitry and the accuracy of this BIST technique.
引用
收藏
页码:353 / 358
页数:6
相关论文
共 50 条
  • [31] RETRACTED ARTICLE: A saboteur and mutant based built-in self-test and counting threshold-based built-in self repairing mechanism for memories
    Karthy Gopalan
    Sivakumar Pothiraj
    Journal of Ambient Intelligence and Humanized Computing, 2021, 12 : 6651 - 6663
  • [32] Fault-based Built-in Self-test and Evaluation of Phase Locked Loops
    Ince, Mehmet
    Yilmaz, Ender
    Fu, Wei
    Park, Joonsung
    Nagaraj, Krishnaswamy
    Winemberg, Leroy
    Ozev, Sule
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2021, 26 (03)
  • [33] Reduction of Area per Good Die for SoC Memory Built-In Self-Test
    Arai, Masayuki
    Endo, Tatsuro
    Iwasaki, Kazuhiko
    Nakao, Michinobu
    Suzuki, Iwao
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (12) : 2463 - 2471
  • [34] Built-in Self-test and Defect Tolerance in Molecular Electronics-based Nanofabrics
    Zhanglei Wang
    Krishnendu Chakrabarty
    Journal of Electronic Testing, 2007, 23 : 145 - 161
  • [35] Hybrid Built-In Self-Test Architecture for Multi-port Static RAMs
    Yu, Lizhen
    Hung, Jeffrey
    Sheu, Boryau
    Huynh, Bill
    Nguyen, Loc
    Wu, Shianling
    Wang, Laung-Terng
    Wen, Xiaoqing
    2010 IEEE 25TH INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS (DFT 2010), 2010, : 331 - 339
  • [36] Digital Built-in Self-Test for Phased Locked Loops to Enable Fault Detection
    Ince, Mehmet
    Yilmaz, Ender
    Fu, Wei
    Park, Joonsung
    Nagaraj, Krishnaswamy
    Winemberg, LeRoy
    Ozev, Sule
    2019 IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2019,
  • [37] A Low-Cost On-Chip Built-In Self-Test Solution for ADC Linearity Test
    Chen, Tao
    Park, Chulhyun
    Meng, Hao
    Zhou, Dadian
    Silva-Martinez, Jose
    Geiger, Randall L.
    Chen, Degang
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2020, 69 (06) : 3516 - 3526
  • [38] RETRACTED: A saboteur and mutant based built-in self-test and counting threshold-based built-in self repairing mechanism for memories (Retracted Article)
    Gopalan, Karthy
    Pothiraj, Sivakumar
    JOURNAL OF AMBIENT INTELLIGENCE AND HUMANIZED COMPUTING, 2021, 12 (06) : 6651 - 6663
  • [39] Efficient Techniques for Reducing Error Latency in On-line Periodic Built-in Self-Test
    Al-Asaad, Hussain
    IEEE INSTRUMENTATION & MEASUREMENT MAGAZINE, 2010, 13 (04) : 28 - 32
  • [40] Built-in self-test and defect tolerance in molecular electron ics-based nanofabrics
    Wang, Zhangle
    Chakrabarty, Krishnendu
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2007, 23 (2-3): : 145 - 161