Built-in self-test methodology for A/D converters

被引:27
|
作者
deVries, R
Zwemstra, T
Bruls, EMJG
Regtien, PPL
机构
来源
EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS | 1997年
关键词
A/D converter; mixed-signal test; BIST; statistical fault analysis;
D O I
10.1109/EDTC.1997.582382
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A (partial) Built-In Self-Test (BIST) methodology is proposed for analog to digital (A/D) converters. In this methodology the number of bits of the A/D converter that needs to be monitored externally in a test is reduced. This reduction depends, among other things, on the frequency of the applied test signal. At low test signal frequencies only the least significant bit (LSB) needs To be monitored and a ''full'' BIST becomes feasible. An analysis is made of the trade-off between the size of the on-chip test circuitry and the accuracy of this BIST technique.
引用
收藏
页码:353 / 358
页数:6
相关论文
共 50 条
  • [21] Built-in self-test with an alternating output
    Bogue, T
    Gossel, M
    Jurgensen, H
    Zorian, Y
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 180 - 184
  • [22] Built-in self-test of MEMS accelerometers
    Deb, N
    Blanton, RD
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2006, 15 (01) : 52 - 68
  • [23] LOCST - A BUILT-IN SELF-TEST TECHNIQUE
    LEBLANC, JJ
    IEEE DESIGN & TEST OF COMPUTERS, 1984, 1 (04): : 45 - 52
  • [24] BUILT-IN SELF-TEST IS HERE TO STAY
    AGARWAL, VK
    EE-EVALUATION ENGINEERING, 1994, 33 (12): : 8 - 8
  • [25] A Built-In Self-Test Scheme for 3D RAMs
    Yu, Yun-Chao
    Chou, Che-Wei
    Li, Jin-Fu
    Lo, Chih-Yen
    Kwai, Ding-Ming
    Chou, Yung-Fa
    Wu, Cheng-Wen
    PROCEEDINGS INTERNATIONAL TEST CONFERENCE 2012, 2012,
  • [26] Survey on built-in self-test and built-in self-repair of embedded memories
    Jiang, Jian-Hui
    Zhu, Wei-Guo
    Tongji Daxue Xuebao/Journal of Tongji University, 2004, 32 (08): : 1050 - 1056
  • [27] TEST SCHEDULING AND CONTROL FOR VLSI BUILT-IN SELF-TEST
    CRAIG, GL
    KIME, CR
    SALUJA, KK
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (09) : 1099 - 1109
  • [28] REALISTIC BUILT-IN SELF-TEST FOR STATIC RAMS
    DEKKER, R
    BEENKER, F
    THIJSSEN, L
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (01): : 26 - 34
  • [29] IMPLEMENTING A BUILT-IN SELF-TEST PLA DESIGN
    TREUER, R
    FUJIWARA, H
    AGARWAL, VK
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 37 - 48
  • [30] Built-in self-test for embedded voltage regulator
    Shi, Jiang
    Smith, Ricky
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 133 - 136