Built-in self-test methodology for A/D converters

被引:27
|
作者
deVries, R
Zwemstra, T
Bruls, EMJG
Regtien, PPL
机构
来源
EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS | 1997年
关键词
A/D converter; mixed-signal test; BIST; statistical fault analysis;
D O I
10.1109/EDTC.1997.582382
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A (partial) Built-In Self-Test (BIST) methodology is proposed for analog to digital (A/D) converters. In this methodology the number of bits of the A/D converter that needs to be monitored externally in a test is reduced. This reduction depends, among other things, on the frequency of the applied test signal. At low test signal frequencies only the least significant bit (LSB) needs To be monitored and a ''full'' BIST becomes feasible. An analysis is made of the trade-off between the size of the on-chip test circuitry and the accuracy of this BIST technique.
引用
收藏
页码:353 / 358
页数:6
相关论文
共 50 条
  • [1] Built-in self-test
    Zorian, Yervant
    Microelectronic Engineering, 1999, 49 (01): : 135 - 138
  • [2] Built-in self-test
    Zorian, Y
    MICROELECTRONIC ENGINEERING, 1999, 49 (1-2) : 135 - 138
  • [3] On Built-In Self-Test for Adders
    Pulukuri, Mary D.
    Stroud, Charles E.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2009, 25 (06): : 343 - 346
  • [4] BUILT-IN SELF-TEST STRUCTURES
    MCCLUSKEY, EJ
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 29 - 36
  • [5] Economics of built-in self-test
    Ungar, LY
    Ambler, T
    IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (05): : 70 - 79
  • [6] On Built-In Self-Test for Adders
    Mary D. Pulukuri
    Charles E. Stroud
    Journal of Electronic Testing, 2009, 25 : 343 - 346
  • [7] On Built-In Self-Test for Multipliers
    Pulukuri, Mary D.
    Starr, George J.
    Stroud, Charles E.
    IEEE SOUTHEASTCON 2010: ENERGIZING OUR FUTURE, 2010, : 25 - 28
  • [8] BUILT-IN SELF-TEST TECHNIQUES
    MCCLUSKEY, EJ
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (02): : 21 - 28
  • [9] Built-in Self-Test Methodology for System-on-a -Chip Testing
    Sivanantham, S.
    Tresa, T.
    JOURNAL OF SCIENTIFIC & INDUSTRIAL RESEARCH, 2017, 76 (03): : 149 - 153
  • [10] Built-in self-test for analog-to-digital converters in SoC applications
    Wibbenmeyer, J
    Chen, CIH
    IECON 2005: THIRTY-FIRST ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-3, 2005, : 2231 - 2236