Development of supercomputers in Japan: Hardware and software

被引:5
作者
Oyanagi, Y [1 ]
机构
[1] Univ Tokyo, Dept Informat Sci, Bunkyo Ku, Tokyo 1130033, Japan
关键词
supercomputers; Japan; vector processing; architecture; compiler;
D O I
10.1016/S0167-8191(99)00084-8
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Japanese supercomputer development activities in the industry is reviewed. Architectures and softwares of Japanese supercomputer systems in the last 20 years are described and discussed. Special emphasis is put on the similarities and differences of the systems. (C) 1999 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:1545 / 1567
页数:23
相关论文
共 72 条
  • [1] Architecture and performance of the Hitachi SR2201 massively parallel processor system
    Fujii, H
    Yasuda, Y
    Akashi, H
    Inagami, Y
    Koga, M
    Ishihara, O
    Kashiyama, M
    Wada, H
    Sumimoto, T
    [J]. 11TH INTERNATIONAL PARALLEL PROCESSING SYMPOSIUM, PROCEEDINGS, 1997, : 233 - 241
  • [2] Gotou S., 1987, Journal of Information Processing, V11, P22
  • [3] HAMMOND SW, 1996, P SUP
  • [4] Hayashi Y, 1998, NEC RES DEV, V39, P414
  • [5] Hempel R, 1998, NEC RES DEV, V39, P408
  • [6] HORIKOSHI H, 1988, SUPERCOMPUTER HITACH, V18, P57
  • [7] ISHII K, 1992, P SUPEROCMPUTER 92, P65
  • [8] IWAYA A, INT J HIGH SPEED COM, V3, P187
  • [9] JARP S, 1991, CN9101 CERN
  • [10] KAMIYA S, 1983, INFORMATION PROCESSI, V83, P389