Implementation of Improved Energy-Efficient FIR Filter Using Reversible Logic

被引：2

作者：

Sahu, Lavisha ^{[1
]}

Kumar, Umesh ^{[2
]}

Singh, Lajwanti ^{[3
]}

机构：

[1] Govt Women Engn Coll, Dept Comp Sci & Engn, Ajmer, India

[2] Govt Women Engn Coll, Dept Informat Technol & Engn, Ajmer, India

[3] Banasthali Vidyapith, Dept Elect & Commun Engn, Newai, Tonk, India

来源：

DATA SCIENCE AND BIG DATA ANALYTICS | 2019年 / 16卷

关键词：

Reversible logic; FIR; CNOT; HNG; PERES gates; Low power; Multiplier;

D O I：

10.1007/978-981-10-7641-1_19

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

The demand for high-speed processing has been increasing as a result of expanding computer and signal processing applications. Nowadays reducing the time delay and power consumption main factor of the circuit. One of the main advantage of reversible logic gates is to reduce the heat dissipation and improve the performance of circuit. Reversible logic gate is used for building complex circuits like multiplier, adder, FIR, and much more and reduce heat dissipation. FIR (finite impulse response) filter is used in various range of digital signal processing applications. This paper describes reversible Vedic FIR filter and compared with irreversible Vedic FIR filter.

引用

页码：229 / 238

页数：10

共 50 条

[41] Design and implementation of reversible logic gates using silicene-based p–n junction logic devices
Inderdeep Singh Bhatia
Deep Kamal Kaur Randhawa
Journal of Computational Electronics, 2021, 20 : 735 - 744
[42] A High Speed Area Efficient FIR Filter Using Floating Point Dadda Algorithm
Dhivya, V. M.
Sridevi, A.
Ahilan, A.
2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
[43] Energy-efficient motion estimation using error-tolerance
Varatkar, Girish V.
Shanbhag, Naresh R.
ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2006, : 113 - 118
[44] Implementation of High Speed Low Power Combinational and Sequential Circuits using Reversible logic
Shah, Hardik
Rao, Arpit
Deshpande, Mayuresh
Rane, Ameya
Nagvekar, Siddhesh
2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE), 2014,
[45] An Energy-Efficient Full Adder Cell Using CNFET Technology
Reshadinezhad, Mohammad Reza
Moaiyeri, Mohammad Hossein
Navi, Kaivan
IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (04): : 744 - 751
[46] Energy-efficient multipliers using imprecise compressors for image multiplication
Zhang, Yongqiang
Chen, Xiaoyue
He, Cong
Xie, Guangjun
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (11) : 3875 - 3890
[47] High Speed Low Power Implementation of Combinational and Sequential Circuits Using Reversible Logic
Keshkamat, Sanketa
Gandhe, S. T.
SMART TRENDS IN INFORMATION TECHNOLOGY AND COMPUTER COMMUNICATIONS, SMARTCOM 2016, 2016, 628 : 743 - 751
[48] FPGA Implementation of Scalable Microprogrammed FIR Filter Architectures using Wallace Tree and Vedic Multipliers
AlJuffri, Abdullah A.
Badawi, Aiman S.
BenSaleh, Mohammed S.
Obeid, Abdulfattah M.
Qasim, Syed Manzoor
2015 Third International Conference on Technological Advances in Electrical, Electronics and Computer Engineering (TAEECE), 2015, : 159 - 162
[49] Area and Energy-Efficient 4-2 Compressor Design for Tree Multiplier Implementation
Shoba Mohan
Nakkeeran Rangaswamy
Proceedings of the National Academy of Sciences, India Section A: Physical Sciences, 2020, 90 : 337 - 344
[50] Area and Energy-Efficient 4-2 Compressor Design for Tree Multiplier Implementation
Mohan, Shoba
Rangaswamy, Nakkeeran
PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES INDIA SECTION A-PHYSICAL SCIENCES, 2020, 90 (02) : 337 - 344

← 1 2 3 4 5 →