Implementation of Improved Energy-Efficient FIR Filter Using Reversible Logic

被引：2

作者：

Sahu, Lavisha ^{[1
]}

Kumar, Umesh ^{[2
]}

Singh, Lajwanti ^{[3
]}

机构：

[1] Govt Women Engn Coll, Dept Comp Sci & Engn, Ajmer, India

[2] Govt Women Engn Coll, Dept Informat Technol & Engn, Ajmer, India

[3] Banasthali Vidyapith, Dept Elect & Commun Engn, Newai, Tonk, India

来源：

DATA SCIENCE AND BIG DATA ANALYTICS | 2019年 / 16卷

关键词：

Reversible logic; FIR; CNOT; HNG; PERES gates; Low power; Multiplier;

D O I：

10.1007/978-981-10-7641-1_19

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

The demand for high-speed processing has been increasing as a result of expanding computer and signal processing applications. Nowadays reducing the time delay and power consumption main factor of the circuit. One of the main advantage of reversible logic gates is to reduce the heat dissipation and improve the performance of circuit. Reversible logic gate is used for building complex circuits like multiplier, adder, FIR, and much more and reduce heat dissipation. FIR (finite impulse response) filter is used in various range of digital signal processing applications. This paper describes reversible Vedic FIR filter and compared with irreversible Vedic FIR filter.

引用

页码：229 / 238

页数：10

共 50 条

[1] DA-Based Efficient Testable FIR Filter Implementation on FPGA Using Reversible Logic
Amita Nandal
T. Vigneswaran
Ashwani K. Rana
Circuits, Systems, and Signal Processing, 2014, 33 : 863 - 884
[2] DA-Based Efficient Testable FIR Filter Implementation on FPGA Using Reversible Logic
Nandal, Amita
Vigneswaran, T.
Rana, Ashwani K.
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2014, 33 (03) : 863 - 884
[3] Implementation of a FIR filter model using reversible Fredkin Gate
Joy, Kiran
Mathew, Binu K.
2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 690 - 694
[4] Implementation of FIR filter using reversible modified carry select adder
Sekar, R. Arun
Sasipriya, S.
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2019, 31 (14):
[5] New Energy Efficient Reconfigurable FIR Filter Architecture and Its VLSI Implementation
Ali, Naushad
Garg, Bharat
VLSI DESIGN AND TEST, 2017, 711 : 519 - 532
[6] Energy-efficient hybrid wakeup logic
Huang, M
Renau, J
Torrellas, J
ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 196 - 201
[7] Efficient Implementation of Cryptographic Arithmetic Primitives Using Reversible Logic and Vedic Mathematics
Kiran Kumar V.G.
Shantharama Rai C.
Journal of The Institution of Engineers (India): Series B, 2021, 102 (01) : 59 - 74
[8] Energy Efficient Design of Fast Fourier Transform using Reversible Logic
Awais, Muhammad
Paara, Maah
Ahmed, Ashfaq
Tariq, Usman
SUSTAINABLE ENERGY TECHNOLOGIES AND ASSESSMENTS, 2022, 52
[9] Implementation of MAC Unit Using Reversible Logic
Dhanabal, R.
Bharathi, V.
PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SOFT COMPUTING SYSTEMS, ICSCS 2015, VOL 1, 2016, 397 : 343 - 350
[10] Energy-Efficient Ternary Arithmetic Logic Unit Design in CNTFET Technology
Sharma, Trapti
Kumre, Laxmi
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2020, 39 (07) : 3265 - 3288

← 1 2 3 4 5 →