Vector Classification by a Winner-Take-All Neural Network with Digital Frequency-Locked Loop

被引:0
|
作者
Hikawa, Hiroomi [1 ]
机构
[1] Kansai Univ, Dept Elect & Elect Engn, Suita, Osaka, Japan
来源
2015 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN) | 2015年
关键词
Terms winner take all neural network; frequency-locked loop; frequency modulated signal; VHDL; SELF-ORGANIZING MAP; VLSI IMPLEMENTATION;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper discusses performance of a winner take-all neural network (WTANN) that is based on digital frequency-locked loops (DFLLs), especially its speed as well as its vector classification capability are studied. In the proposed WTANN input and weight vectors are conveyed by frequency modulated signals, and neuron computation is carried out by the DFLL. Each DFLL uses a direct digital frequency synthesizer (DDS) as its local oscillator. Frequency resolution of signal generated by the DDS is decided by the size of internal register. Winner search operation is implemented by using frequency comparators distributed among all neurons, which makes it easier to increase the number of neurons. The proposed WTANN architecture was described by very high speed integrated circuit (VHSIC) hardware description language (VHDL) and its feasibility was tested and verified through simulations. Simulation results show that the proposed DFLL-based WTANN can find winner neuron faster than digital phase-locked Loop (DPLL) based WTANN. Another simulation was carried out by using IRIS and WINE data set to verify the classification performance of the WTANN.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] Winner-Take-All Neural Network with Digital Frequency-Locked Loop
    Hikawa, Hiroomi
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2517 - 2520
  • [2] Dynamics of a winner-take-all neural network
    Fang, YG
    Cohen, MA
    Kincaid, TG
    NEURAL NETWORKS, 1996, 9 (07) : 1141 - 1154
  • [3] IMPROVED WINNER-TAKE-ALL NEURAL NETWORK
    YEN, JC
    CHANG, S
    ELECTRONICS LETTERS, 1992, 28 (07) : 662 - 664
  • [4] Dynamically adaptable CMOS Winner-Take-All neural network
    Iizuka, K
    Miyamoto, M
    Matsui, H
    ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 9: PROCEEDINGS OF THE 1996 CONFERENCE, 1997, 9 : 713 - 719
  • [5] Scalable Hardware Winner-Take-All Neural Network with DPLL
    Azuma, Masaki
    Hikawa, Hiroomi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2015, E98D (10) : 1838 - 1846
  • [6] Sparse representation from a winner-take-all neural network
    Zhang, N
    Weng, JY
    2004 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2004, : 2209 - 2214
  • [7] WINNER-TAKE-ALL NEURAL NET WITH MEMORY
    PANKOVE, J
    RADEHAUS, C
    WAGNER, K
    ELECTRONICS LETTERS, 1990, 26 (06) : 349 - 350
  • [8] WINNER-TAKE-ALL CELLULAR NEURAL NETWORKS
    SEILER, G
    NOSSEK, JA
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1993, 40 (03): : 184 - 190
  • [9] Improved Winner-Take-All Circuit for Neural Network Based on Frequency-Modulated Signals
    Hikawa, Hiroomi
    23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 85 - 88
  • [10] Computation with Spikes in a Winner-Take-All Network
    Oster, Matthias
    Douglas, Rodney
    Liu, Shih-Chii
    NEURAL COMPUTATION, 2009, 21 (09) : 2437 - 2465