Building 3D Torus Using Low-Profile Expansion Cards

被引:9
作者
Andujar, Francisco J. [1 ]
Villar, Juan A. [1 ]
Sanchez, Jose L. [1 ]
Alfaro, Francisco J. [1 ]
Duato, Jose [2 ]
机构
[1] Univ Castilla La Mancha, Comp Syst Dept, Albacete 02071, Spain
[2] Univ Politecn Valencia, Dept Syst Data Proc & Comp, Valencia 46022, Spain
关键词
Interconnection network; torus topology; switch architecture; formal analysis; performance evaluation;
D O I
10.1109/TC.2013.155
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Torus is a subclass of direct topologies that was defined in theory to support dimensions. Although recently some supercomputers have been built on a network with five and six dimensions, the most common case is when only three dimensions are implemented. In the market, there are low-profile communication expansion cards that have a reduced number of ports which is not enough to build tori of a certain number of dimensions. In this paper, we will deal with four-port expansion cards. By means of one of these cards per node, a 2-D torus topology could be built, but not a 3-D torus topology. However, two of these cards could be used to build each node of a 3-D torus topology. In this case, two ports are used to interconnect both cards each other, and the other six ports to connect to six neighbor nodes in the 3-D torus. Theoretically, there are several ways of assigning the dimension and direction of the ports. This paper presents a detailed study of the possible port configurations, and under specific network conditions, the best of them is obtained.
引用
收藏
页码:2701 / 2715
页数:15
相关论文
共 18 条
[1]  
Almasi G, 2008, IBM J RES DEV, V52, P199
[2]   Tera computer system [J].
Alverson, Robert ;
Callahan, David ;
Cummings, Daniel ;
Koblenz, Brian ;
Porterfield, Allan ;
Smith, Burton .
Conference Proceedings - International Conference on Supercomputing, 1990,
[3]   HIGH-SPEED SWITCH SCHEDULING FOR LOCAL-AREA NETWORKS [J].
ANDERSON, TE ;
OWICKI, SS ;
SAXE, JB ;
THACKER, CP .
ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1993, 11 (04) :319-352
[4]  
Andujar F. J., 2011, DIAB11023 U CAST MAN
[5]  
[Anonymous], 2012, HPC CHALLENGE BENCHM
[6]  
[Anonymous], P 2002 ACM IEEE C SU
[7]  
C. Inc, 2011, HOPP SUP CRAY XT5 HE
[8]  
C. Inc, 2009, JAG SUP CRAY XT5 HE
[9]   A flow control mechanism to avoid message deadlock in k-ary n-cube networks [J].
Carrion, C ;
Beivide, R ;
Gregorio, JA ;
Vallejo, F .
FOURTH INTERNATIONAL CONFERENCE ON HIGH-PERFORMANCE COMPUTING, PROCEEDINGS, 1997, :322-329
[10]  
Dally W., 2003, Principles and Practices of Interconnection Networks