Real-Time Optical Flow Calculations on FPGA and GPU Architectures: A Comparison Study

被引:32
作者
Chase, Jeff [1 ]
Nelson, Brent [1 ]
Bodily, John [1 ]
Wei, Zhaoyi [1 ]
Lee, Dah-Jye [1 ]
机构
[1] Brigham Young Univ, Dept Elect & Comp Engn, Provo, UT 84604 USA
来源
PROCEEDINGS OF THE SIXTEENTH IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES | 2008年
关键词
D O I
10.1109/FCCM.2008.24
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
FPGA devices have often found use as higher-performance alternative to programmable processors for implementing a variety of computations. Applications successfully implemented on FPGAs have typically contained high levels of parallelism and have often used simple statically-scheduled control and modest arithmetic. Recently introduced computing devices such as coarse grain reconfigurable arrays, multi-core processors, and graphical processing units (GPUs) promise to significantly change the computational landscape for the implementation of high-speed real-time computing tasks. One reason for this is that these architectures take advantage of many of the same application characteristics that fit well on FPGAs. One real-time computing task, optical flow, is difficult to apply in robotic vision application in practice because of its high computational and data rate requirements, and so is a good candidate for implementation on FPGAs and other custom computing architectures. In this paper, a tensor-based optical flow algorithm is implemented on both an FPGA and a GPU and the two implementations discussed. The two implementations had similar performance, but with the FPGA implementation requiring 12x more development time. Other comparison data for these two technologies is then given for three additional applications taken from a MIMO digital communication system design, providing additional examples of the relative capabilities of these two technologies.
引用
收藏
页码:173 / 182
页数:10
相关论文
共 19 条
[1]  
[Anonymous], P C VIS MOD VIS
[2]  
[Anonymous], 1999, HDB COMPUTER VISION
[3]  
[Anonymous], 2002, P SSAB02 S IM AN LUN
[4]  
ARRIBAS PC, 2001, 14 INT C VIS INT, P32
[5]   A configurable processor synthesis system [J].
Gay, Wanda ;
Gloster, Clay, Jr. .
FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2007, :331-+
[6]   Have GPUs made FPGAs redundant in the field of video processing? [J].
Cope, B ;
Cheung, PYK ;
Luk, W ;
Witt, S .
FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2005, :111-118
[7]  
Correia MV, 2002, INT C PATT RECOG, P247, DOI 10.1109/ICPR.2002.1047443
[8]   FPGA-based real-time optical-flow system [J].
Díaz, J ;
Ros, E ;
Pelayo, F ;
Ortigosa, EM ;
Mota, S .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2006, 16 (02) :274-279
[9]  
Farnebäck G, 2000, INT C PATT RECOG, P135
[10]  
Graham P, 1996, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P216, DOI 10.1109/FPGA.1996.564847