共 9 条
[1]
CHENEY L, 2000, P INT DES TEST TECHN
[2]
Edirisooriya S., 1995, Proceedings 13th IEEE VLSI Test Symposium (Cat. No.95TH8068), P250, DOI 10.1109/VTEST.1995.512645
[3]
Hirase J., 1999, Proceedings Eighth Asian Test Symposium (ATS'99), P153, DOI 10.1109/ATS.1999.810744
[4]
KUNDU S, 1993, P VLSI TEST S, P303
[5]
An efficient scheme to diagnose scan chains
[J].
ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY,
1997,
:704-713
[6]
Schafer J. L., 1992, P IEEE VLSI TEST S, P198
[7]
STANLEY K, 2000, P 1 IEEE WORKSH YIEL
[8]
Poirot: Applications of a logic fault diagnosis tool
[J].
IEEE DESIGN & TEST OF COMPUTERS,
2001, 18 (01)
:19-30
[9]
Diagnosis of scan chain failures
[J].
1998 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS,
1998,
:217-222