A technique for fault diagnosis of defects in scan chains

被引:108
作者
Guo, RF [1 ]
Venkatarman, S [1 ]
机构
[1] Intel Corp, Hillsboro, OR 97124 USA
来源
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS | 2001年
关键词
D O I
10.1109/TEST.2001.966642
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we present a scan chain fault diagnosis procedure. The diagnosis for a single scan chain fault is performed in three steps. The first step uses special chain test patterns to determine both the faulty chain and the fault type in the faulty chain. The second step uses a novel procedure to generate special test patterns to identify the suspect scan cell within a range of scan cells. Unlike previously proposed methods that restrict the location of the faulty scan cell only from the scan chain output side, our method restricts the location of the faulty scan cell from both the scan chain output side and the scan chain input side. Hence the number of suspect scan cells is reduced significantly in this step. The final step further improves the diagnostic resolution by ranking the suspect scan cells inside this range. The proposed technique handles both stuck-at and timing failures (transition faults and hold time faults). The extension of the procedure to diagnose multiple faults is discussed. The experimental results show the effectiveness of the proposed method.
引用
收藏
页码:268 / 277
页数:10
相关论文
共 9 条
[1]  
CHENEY L, 2000, P INT DES TEST TECHN
[2]  
Edirisooriya S., 1995, Proceedings 13th IEEE VLSI Test Symposium (Cat. No.95TH8068), P250, DOI 10.1109/VTEST.1995.512645
[3]  
Hirase J., 1999, Proceedings Eighth Asian Test Symposium (ATS'99), P153, DOI 10.1109/ATS.1999.810744
[4]  
KUNDU S, 1993, P VLSI TEST S, P303
[5]   An efficient scheme to diagnose scan chains [J].
Narayanan, S ;
Das, A .
ITC - INTERNATIONAL TEST CONFERENCE 1997, PROCEEDINGS: INTEGRATING MILITARY AND COMMERCIAL COMMUNICATIONS FOR THE NEXT CENTURY, 1997, :704-713
[6]  
Schafer J. L., 1992, P IEEE VLSI TEST S, P198
[7]  
STANLEY K, 2000, P 1 IEEE WORKSH YIEL
[8]   Poirot: Applications of a logic fault diagnosis tool [J].
Venkataraman, S ;
Drummonds, SB .
IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (01) :19-30
[9]   Diagnosis of scan chain failures [J].
Wu, YJ .
1998 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1998, :217-222