Verification of Code Motion Techniques Using Value Propagation

被引:36
作者
Banerjee, Kunal [1 ]
Karfa, Chandan [2 ]
Sarkar, Dipankar [1 ]
Mandal, Chittaranjan [1 ]
机构
[1] Indian Inst Technol, Dept Comp Sci & Engn, Kharagpur 721302, W Bengal, India
[2] Synopsys India Pvt Ltd, Bangalore 560016, Karnataka, India
关键词
Code motion validation; equivalence checking; finite state machines with datapath; value propagation; LEVEL; VALIDATION;
D O I
10.1109/TCAD.2014.2314392
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An equivalence checking method of finite state machines with datapath based on value propagation over model paths is presented here for validation of code motion transformations commonly applied during the scheduling phase of high-level synthesis. Unlike many other reported techniques, the method is able to handle code motions across loop bodies. It consists in propagating the variable values over a path to the subsequent paths on discovery of mismatch in the values for some live variable, until the values match or the final path segments are accounted for without finding a match. Checking loop invariance of the values being propagated beyond the loops has been identified to play an important role. Along with uniform and nonuniform code motions, the method is capable of handling control structure modifications as well. The complexity analysis depicts identical worst case performance as that of a related earlier method of path extension which fails to handle code motion across loops. The method has been implemented and satisfactorily tested on the outputs of a basic block-based scheduler, a path-based scheduler, and the high-level synthesis tool SPARK for some benchmark examples.
引用
收藏
页码:1180 / 1193
页数:14
相关论文
共 29 条
[1]  
Aho A. V., 2006, COMPILERS PRINCILES
[2]  
[Anonymous], 2013, P 23 GREAT LAK S VLS
[3]  
[Anonymous], 2000, Int. J. Softw. Tools for Technol. Transf. (STTT), DOI [10.1007/s100090050046, DOI 10.1007/S100090050046]
[4]   A Value Propagation Based Equivalence Checking Method for Verification of Code Motion Techniques [J].
Banerjee, Kunal ;
Karfa, Chandan ;
Sarkar, Dipankar ;
Mandal, Chittaranjan .
2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, :67-71
[5]   PATH-BASED SCHEDULING FOR SYNTHESIS [J].
CAMPOSANO, R .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (01) :85-93
[6]  
Chi-Hui Lee, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P497, DOI 10.1109/ASPDAC.2011.5722241
[7]  
Cong JS, 2012, DES AUT CON, P1235
[8]  
Cormen T., 2001, Introduction to Algorithms
[9]  
dos Santos L. C. V., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P296, DOI 10.1109/DAC.1999.781329
[10]  
Floyd R.W., 1967, P S APPL MATH, V19, P19