Efficient Software-Based Encoding and Decoding of BCH Codes

被引:29
作者
Cho, Junho [1 ]
Sung, Wonyong [1 ]
机构
[1] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Seoul 151744, South Korea
关键词
BCH codes; CRC; software; implementation; IMPLEMENTATION;
D O I
10.1109/TC.2009.27
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Error correction software for Bose-Chaudhuri-Hochquenghem (BCH) codes is optimized for general purpose processors that do not equip hardware for Galois field arithmetic. The developed software applies parallelization with a table lookup method to reduce the number of iterations, and maximum parallelization under a cache size limitation is sought for a high throughput implementation. Since this method minimizes the number of lookup tables for encoding and decoding processes, a large parallel factor can be chosen for a given cache size. The naive word length of a general purpose CPU is used as a whole by employing the developed mask elimination method. The tradeoff of the algorithm complexity and the regularity is examined for several syndrome generation methods, which leads to a simple error detection scheme that reuses the encoder and a simplified syndrome generation method requiring only a small number of Galois field multiplications. The parallel factor for Chien search is increased much by transforming the error locator polynomial so that it contains symmetric exponents of positive and negative signs. The experimental results demonstrate that the developed software cannot only provide sufficient throughput for real-time error correction of NAND flash memory in embedded systems but also enhance the reliability of file systems in general purpose computers.
引用
收藏
页码:878 / 889
页数:12
相关论文
共 23 条
[1]   PARALLEL CRC GENERATION [J].
ALBERTENGO, G ;
SISTO, R .
IEEE MICRO, 1990, 10 (05) :63-71
[2]  
[Anonymous], 2003, Algebraic Codes for Data Transmission
[3]   Parallel CRC realization [J].
Campobello, G ;
Patanè, G ;
Russo, M .
IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (10) :1312-1319
[4]   High-speed parallel CRC implementation based on unfolding, pipelining, and retiming [J].
Cheng, Chao ;
Parhi, Keshdb K. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (10) :1017-1021
[5]  
CHO J, 2008, P IEEE INT S CIRC SY
[6]   Efficient implementation of Galois Field fixed field constant multiplication [J].
Elbirt, A. J. ;
Paar, Christof .
THIRD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, PROCEEDINGS, 2006, :172-+
[7]   Fast software implementation of error detection codes [J].
Feldmeier, DC .
IEEE-ACM TRANSACTIONS ON NETWORKING, 1995, 3 (06) :640-651
[8]  
HUFFMAN A, 2006, FLASH PERFORMANCE EN
[9]  
*INT CORP, 2003, INT 80200 PROC BAS I
[10]  
*INT CORP, 2002, PERF PROF TECHN INT