Deeply pipelined DSP solution to deblocking filter for H.264/AVC

被引:8
作者
Yang, Zhigang [1 ]
Gao, Wen
Liu, Yan
Zhao, Debin
机构
[1] Harbin Inst Technol, Dept Comp Sci & Technol, Harbin 150006, Peoples R China
[2] Chinese Acad Sci, Inst Comp Technol, Beijing 100864, Peoples R China
关键词
DSP; software pipeline; memory organization; deblocking filter; H.264/AVC;
D O I
10.1109/TCE.2006.273144
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The in-loop deblocking filter in H.264/AVC contains highly adaptive processing on both sample level and block edge level, which inevitably appears in the loop kernel of the algorithm. Therefore it is quite difficult to efficiently implement the filter on digital signal processor (DSP) platform. In this paper, deeply pipelined DSP solutions to both edgefilter and boundary strength decision are presented. To avoid conditional jumping when performing edge filter, DSP first calculate all possible filtered outputs, then combine them with corresponding masks to get single output for each sample, and last conditionally store the combined output based on the final content activity check result. Moreover, on the basis of the symmetry of filtering on both sides of the edge, two symmetrical samples are packed into one register for "pair processing" to increase the parallelism of the pipeline. While for boundary strength decision, two-pass pipelines are designed. In the first pass, strengths are created by using the inter-relative information on block level, and then in the second pass, these strengths are refined based on the intra mode checks on macroblock level. To cooperate with global filter control and also to keep pipelining, a two-level internal memory organization is presented as well. The simulated results indicate that this efficient implementation can support real-time filtering for high resolution videos(1).
引用
收藏
页码:1267 / 1274
页数:8
相关论文
共 12 条
[1]  
[Anonymous], 2004, TMS320C64X DSP 2 LEV
[2]  
[Anonymous], 2002, TMS320DM642 VIDEO IM
[3]   H.264/AVC baseline profile decoder complexity analysis [J].
Horowitz, M ;
Joch, A ;
Kossentini, F ;
Hallapuro, A .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2003, 13 (07) :704-716
[4]  
Kim SD, 1999, IEEE T CIRC SYST VID, V9, P156, DOI 10.1109/76.744282
[5]   Loop filtering and post-filtering for low-bit-rates moving picture coding [J].
Lee, YL ;
Park, HW .
SIGNAL PROCESSING-IMAGE COMMUNICATION, 2001, 16 (09) :871-890
[6]   Adaptive deblocking filter [J].
List, P ;
Joch, A ;
Lainema, J ;
Bjontegaard, G ;
Karczewicz, M .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2003, 13 (07) :614-619
[7]  
Sheng B, 2004, IEEE IMAGE PROC, P665
[8]   An efficient architecture for adaptive deblocking filter of H.264/AVC video coding [J].
Sima, M ;
Zhou, YH ;
Zhang, W .
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2004, 50 (01) :292-296
[9]   The optimization of H.264/AVC baseline decoder on low-cost TriMedia DSP processor [J].
Wang, SW ;
Yang, YT ;
Li, CY ;
Tung, YS ;
Wu, JL .
APPLICATIONS OF DIGITAL IMAGE PROCESSING XXVII, PTS 1AND 2, 2004, 5558 :524-535
[10]  
2005, TMS320C64X C64X DSP