A Low-noise Low-Dropout Regulator Using a 28-nm Technology

被引:2
作者
Wang, Lantao [1 ]
Fassbender, Marc [1 ]
Scholl, Markus [1 ]
Meier, Jonas [1 ]
Wunderlich, Ralf [1 ]
Heinen, Stefan [1 ]
机构
[1] Rhein Westfal TH Aachen, Chair Integrated Analog Circuits & RF Syst, Kopernikusstr 16, D-52074 Aachen, Germany
来源
2020 27TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS) | 2020年
关键词
LDO; low-noise; 28-nm; low-pass filter; power management circuit;
D O I
10.1109/icecs49266.2020.9294787
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a low-dropout regulator (LDO) with the capability to provide a stable 0.9 V supply voltage for fluctuation-sensitive circuits such as the voltage-controller oscillator in a frequency synthesizer. The LDO uses a low noise architecture that separates two feed-back loops with a low-pass filter with a extremely low 3-dB frequency of 8.15 Hz. The circuit is designed in a 28-nm technology, operating with a 1.8 V external voltage and able to supply maximum current of 25 mA. Analysis and implementation for optimizing power supply rejection ratio (PSRR) of the circuit are also addressed in this paper.
引用
收藏
页数:4
相关论文
共 6 条
[1]   Class-D CMOS Oscillators [J].
Fanori, Luca ;
Andreani, Pietro .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (12) :3105-3119
[2]  
Hoon SK, 2005, IEEE CUST INTEGR CIR, P759
[3]   A Low-Flicker-Noise 30-GHz Class-F23 Oscillator in 28-nm CMOS Using Implicit Resonance and Explicit Common-Mode Return Path [J].
Hu, Yizhe ;
Siriburanon, Teerachot ;
Staszewski, Robert Bogdan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (07) :1977-1987
[4]  
Mannama V, 2006, PRO BIENN BALT EL C, P115
[5]  
Mihhailov J, 2014, PRO BIENN BALT EL C, P41, DOI 10.1109/BEC.2014.7320551
[6]   A 1/f Noise Upconversion Reduction Technique for Voltage-Biased RF CMOS Oscillators [J].
Shahmohammadi, Mina ;
Babaie, Masoud ;
Staszewski, Robert Bogdan .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (11) :2610-2624