SMA: A constructive partitioning based mapping approach for Networks-on-Chip

被引:2
作者
Alagarsamy, Aravindhan [1 ]
Mahilmaran, Sundarakannan [2 ]
Gopalakrishnan, Lakshminarayanan [3 ]
Ko, Seok-Bum [4 ]
机构
[1] Koneru Lakshmaiah Educ Fdn, Dept ECE, Multicore Architecture Computat MAC Lab, Vaddeswaram 522501, Andhra Pradesh, India
[2] Sri Sivasubramaniya Nadar Coll Engn, Dept Math, Chennai 603110, TN, India
[3] Natl Inst Technol, Dept Elect & Commun Engn, Tiruchirappalli 620015, TN, India
[4] Univ Saskatchewan, Dept Elect & Comp Engn, Saskatoon, SK S7N 5A9, Canada
关键词
Networks-on-Chip; Mapping; Partitioning; Spectral partitioning algorithm; ARCHITECTURE; ALGORITHM;
D O I
10.1016/j.micpro.2022.104678
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a constructive partitioning approach as an effective mapping approach for 2D Networks -on-Chip. Cluster-based mapping approach offers a promising improvement on the fastest initial mapping against the standard Networks-on-Chip (NoC) architecture. In this paper, the spectral partitioning algorithm is adopted for the fastest mapping with NoC, named SMA. The proposed spectral partitioning-based mapping approach (SMA) explores the efficacious NoC mapping concerning communication bandwidth, average hop counts, and total power consumption NoC architecture. The experimental analysis indicates that the proposed SMA outperforms existing partitioning approaches.
引用
收藏
页数:8
相关论文
共 20 条
[1]  
Alagarsamy A, 2016, INT SYM VLSI DES TES
[2]   KBMA: A knowledge-based multi-objective application mapping approach for 3D NoC [J].
Alagarsamy, Aravindhan ;
Gopalakrishnan, Lakshminarayanan ;
Ko, Seok-Bum .
IET COMPUTERS AND DIGITAL TECHNIQUES, 2019, 13 (04) :324-334
[3]  
[Anonymous], 2022, TEST GRAPH FREE TGFF
[4]  
Bienia C., 2008, PROC IISWC, P34
[5]   A survey of research and practices of network-on-chip [J].
Bjerregaard, Tobias ;
Mahadevan, Shankar .
ACM COMPUTING SURVEYS, 2006, 38 (01) :1-51
[6]   KL_GA: an application mapping algorithm for mesh-of-tree (MoT) architecture in network-on-chip design [J].
Fang, Juan ;
Yu, Lu ;
Liu, Sitong ;
Lu, Jiajia ;
Chen, Tan .
JOURNAL OF SUPERCOMPUTING, 2015, 71 (11) :4056-4071
[7]  
He J., 2022, ACM T AUTOM ELECT SY, V27, P1
[8]  
Jiang N., 2013, P IEEE INT S PERFORM, P86, DOI DOI 10.1109/ISPASS.2013
[9]  
Kahng A.B., VLSI PHYS DESIGN GRA, DOI [10.1007/978-90-481-9591-6_2, DOI 10.1007/978-90-481-9591-6_2]
[10]   ORION3.0: A Comprehensive NoC Router Estimation Tool [J].
Kahng, Andrew B. ;
Lin, Bill ;
Nath, Siddhartha .
IEEE EMBEDDED SYSTEMS LETTERS, 2015, 7 (02) :41-45