An Ultralow Specific ON-Resistance LDMOST Using Charge Balance by Split p-Gate and n-Drift Regions

被引:27
作者
Lyu, Xinjiang [1 ]
Chen, Xingbi [1 ,2 ]
机构
[1] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Peoples R China
[2] Chinese Acad Sci, Beijing 100864, Peoples R China
关键词
Electron accumulation; gate charge; laterally diffused metal-oxide-semiconductor transistor; specific ON-resistance; split gate; VOLTAGE;
D O I
10.1109/TED.2013.2283426
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A laterally diffused metal-oxide-semiconductor transistor (LDMOST) with ultralow specific ON-resistance (R-sp) is studied. In the OFF-state, the split p-type gate is depleted to achieve charge compensation with the n-type drift region, allowing a high n-drift doping. In the ON-state, holes accumulate in the split p-gate because the gate voltage (V-G) applied induces simultaneously electron accumulation in the n-type drift region, enabling the on-current density to be not limited by the drift doping concentration and resulting in an ultralow value of R-sp. Moreover, the accumulated hole charges are stored in a capacitor during the turn-off process and are restored during the turn-on process, without an increase of the effective gate charge (Q(g)). Simulation results show good agreement with the theory. A 600 V device has an R-sp of <50% of the conventional double-RESURF LDMOST with the effective Q(g) being almost the same.
引用
收藏
页码:3821 / 3826
页数:6
相关论文
共 14 条
  • [1] [Anonymous], 2010, US MAN 2 DIM DEV SIM
  • [2] APPELS JA, 1980, PHILIPS J RES, V35, P1
  • [3] Effects of oxide-fixed charge on the breakdown voltage of superjunction devices
    Balaji, S.
    Karmalkar, S.
    [J]. IEEE ELECTRON DEVICE LETTERS, 2007, 28 (03) : 229 - 231
  • [4] Bidin N., 2011, SAUD INT ELECT COMM, P1, DOI [10.1109/SIECPC.2011.5877013., DOI 10.1109/SIECPC.2011.5877013]
  • [5] Hossain Z, 2008, INT SYM POW SEMICOND, P133
  • [6] ON THE STATIC PERFORMANCE OF THE RESURF LDMOSFETS FOR POWER ICS
    Iqbal, Md Mash-Hud
    Udrea, Florin
    Napoli, Ettore
    [J]. 2009 21ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2009, : 247 - +
  • [7] A 650V rated RESURF-type LDMOS employing an internal clamping diode for induced bulk breakdown without EPI layer.
    Kim, MH
    Kim, JJ
    Choi, YS
    Jeon, CK
    Kim, SL
    Kang, HS
    Song, CS
    [J]. ISPSD'01: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2001, : 347 - 350
  • [8] Kim S, 2012, PROC INT SYMP POWER, P185, DOI 10.1109/ISPSD.2012.6229054
  • [9] MODELING AND OPTIMIZATION OF MONOLITHIC POLYCRYSTALLINE SILICON RESISTORS
    LU, NCC
    GERZBERG, L
    LU, CY
    MEINDL, JD
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (07) : 818 - 830
  • [10] A review of RESURF technology
    Ludikhuize, AW
    [J]. 12TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS - PROCEEDINGS, 2000, : 11 - 18