Hole Mobility Characteristics with Surface Roughness on Silicon-on-Insulator Substrate

被引:2
作者
Shin, Hyeseon [1 ]
Han, Il-Ki [2 ]
Ko, Jae-Hyeon [3 ]
Jang, Moongyu [1 ,4 ]
机构
[1] Hallym Univ, Dept Nanomed Devices Engn, Chunchon 24252, Gangwon Do, South Korea
[2] Korea Inst Sci & Technol, Nanophoton Res Ctr, Seoul 02792, South Korea
[3] Hallym Univ, Dept Phys, Chunchon 24252, Gangwon Do, South Korea
[4] Hallym Univ, Dept Mat Sci & Engn, Chunchon 24252, Gangwon Do, South Korea
关键词
Hole Mobility; Surface Roughness; Scattering Effect; INVERSION LAYER MOBILITY; TRANSISTORS;
D O I
10.1166/jnn.2018.15582
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
Hole mobility characteristics were investigated with surface roughness and silicon-on-insulator (SOI) thickness variations to investigate the influence of surface roughness to mobility. The root mean square roughness varied between 0.16, 0.85 and 10.6 nm in 220, 100 and 40 nm thick SOI samples. Hole mobility was measured and analyzed as a function of effective field and temperature with the variations of surface roughness. The hole mobility, determined by transconductance, greatly decreased with the increase of effective field due to the increased surface roughness scattering in 40 nm thick SOI samples. On the other hand, phonon scattering was a dominant mechanism with the increase of temperature, irrespective of surface roughness and SOI thickness. The induced surface roughness of the devices increases the phonon scattering, thereby reducing the electron and hole mobility. The hole mobility decreases with the roughening of the samples, with the increase of temperature due to increased phonon scattering. Therefore, for enhanced mobility, surface scattering and phonon scattering should be controlled even in atomic scale roughened samples.
引用
收藏
页码:6017 / 6020
页数:4
相关论文
共 18 条
  • [1] High mobility top-gated poly(3-hexylthiophene) field-effect transistors with high work-function Pt electrodes
    Baeg, Kang-Jun
    Khim, Dongyoon
    Kim, Dong-Yu
    Koo, Jae Bon
    You, In-Kyu
    Choi, Won San
    Noh, Yong-Young
    [J]. THIN SOLID FILMS, 2010, 518 (14) : 4024 - 4029
  • [2] Coquand R., 2013, IEEE SOL STAT DEV RE, P198
  • [3] Low field electron and hole mobility of SOI transistors fabricated on ultrathin silicon films for deep submicrometer technology application
    Esseni, D
    Mastrapasqua, M
    Celler, GK
    Fiegna, C
    Selmi, L
    Sangiorgi, E
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (12) : 2842 - 2850
  • [4] Surface roughness at the Si-SiO2 interfaces in fully depleted silicon-on-insulator inversion layers
    Gámiz, F
    Roldán, JB
    López-Villanueva, JA
    Cartujo-Cassinello, P
    Carceller, JE
    [J]. JOURNAL OF APPLIED PHYSICS, 1999, 86 (12) : 6854 - 6863
  • [5] Enhanced thermoelectric performance of rough silicon nanowires
    Hochbaum, Allon I.
    Chen, Renkun
    Delgado, Raul Diaz
    Liang, Wenjie
    Garnett, Erik C.
    Najarian, Mark
    Majumdar, Arun
    Yang, Peidong
    [J]. NATURE, 2008, 451 (7175) : 163 - U5
  • [6] Scaling Challenges for Advanced CMOS Devices
    Jacob A.P.
    Xie R.
    Sung M.G.
    Liebmann L.
    Lee R.T.P.
    Taylor B.
    [J]. Jacob, Ajey P. (ajey.jacob@globalfoundries.com), 2017, World Scientific (26) : 1 - 2
  • [7] Modeling of surface-roughness scattering in ultrathin-body SOI MOSFETs
    Jin, Seonghoon
    Fischetti, Massimo V.
    Tang, Ting-Wei
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (09) : 2191 - 2203
  • [8] Kasap S. O., 2006, PRINCIPLES ELECT MAT, P401
  • [9] Influence of the copper substrate roughness on the electrical quality of graphene
    Kwon, Gi Duk
    Moyen, Eric
    Lee, Yeo Jin
    Kim, Young Woo
    Baik, Seung Hyun
    Pribat, Didier
    [J]. MATERIALS RESEARCH EXPRESS, 2017, 4 (01):
  • [10] Gated Hall effect measurements on selectively grown InGaAs nanowires
    Lindelow, F.
    Zota, C. B.
    Lind, E.
    [J]. NANOTECHNOLOGY, 2017, 28 (20)